mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
1006 lines
25 KiB
Text
1006 lines
25 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+ OR MIT
|
||
|
|
/*
|
||
|
|
* Copyright 2020 Toradex
|
||
|
|
*/
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
|
||
|
|
#include <dt-bindings/usb/pd.h>
|
||
|
|
#include "imx8mm.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Toradex Verdin iMX8M Mini Quad/DualLite";
|
||
|
|
compatible = "toradex,verdin-imx8mm", "fsl,imx8mm";
|
||
|
|
|
||
|
|
chosen {
|
||
|
|
stdout-path = &uart1;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* fixed clock dedicated to SPI CAN controller */
|
||
|
|
clk20m: oscillator {
|
||
|
|
compatible = "fixed-clock";
|
||
|
|
#clock-cells = <0>;
|
||
|
|
clock-frequency = <20000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reg_ethphy: regulator-ethphy {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
enable-active-high;
|
||
|
|
gpio = <&gpio2 20 GPIO_ACTIVE_HIGH>;
|
||
|
|
off-on-delay = <500000>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_reg_eth>;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
regulator-name = "V3.3_ETH";
|
||
|
|
startup-delay-us = <200000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reg_usb_otg1_vbus: regulator-usb-otg1 {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
enable-active-high;
|
||
|
|
/* Verdin USB1_EN */
|
||
|
|
gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_reg_usb1_en>;
|
||
|
|
regulator-name = "usb_otg1_vbus";
|
||
|
|
regulator-min-microvolt = <5000000>;
|
||
|
|
regulator-max-microvolt = <5000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reg_usb_otg2_vbus: regulator-usb-otg2 {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
enable-active-high;
|
||
|
|
/* Verdin USB2_EN */
|
||
|
|
gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_reg_usb2_en>;
|
||
|
|
regulator-name = "usb_otg2_vbus";
|
||
|
|
regulator-min-microvolt = <5000000>;
|
||
|
|
regulator-max-microvolt = <5000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reg_usdhc2_vmmc: regulator-usdhc2 {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
enable-active-high;
|
||
|
|
gpio = <&gpio3 5 GPIO_ACTIVE_HIGH>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_usdhc2_pwr_en>;
|
||
|
|
regulator-name = "V3.3_SD";
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
startup-delay-us = <2000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
reg_wifi_en: regulator-wifi-en {
|
||
|
|
compatible = "regulator-fixed";
|
||
|
|
enable-active-high;
|
||
|
|
gpio = <&gpio3 25 GPIO_ACTIVE_HIGH>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_wifi_pwr_en>;
|
||
|
|
regulator-name = "V3.3_WI-FI";
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
startup-delay-us = <2000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&A53_0 {
|
||
|
|
arm-supply = <&buck2_reg>;
|
||
|
|
};
|
||
|
|
|
||
|
|
&clk {
|
||
|
|
assigned-clocks = <&clk IMX8MM_AUDIO_PLL1>, <&clk IMX8MM_AUDIO_PLL2>;
|
||
|
|
assigned-clock-rates = <786432000>, <722534400>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin SPI_1 */
|
||
|
|
&ecspi2 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_ecspi2>;
|
||
|
|
cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
spidev20: spidev@0 {
|
||
|
|
compatible = "toradex,evalspi";
|
||
|
|
reg = <0>;
|
||
|
|
spi-max-frequency = <10000000>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* On-module CAN controller 1 & 2 */
|
||
|
|
&ecspi3 {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>,
|
||
|
|
<&gpio1 5 GPIO_ACTIVE_LOW>;
|
||
|
|
/* This property is required, even if marked as obsolete in the doku */
|
||
|
|
fsl,spi-num-chipselects = <2>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_ecspi3>;
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
can1: can@0 {
|
||
|
|
compatible = "microchip,mcp2517fd";
|
||
|
|
clocks = <&clk20m>;
|
||
|
|
gpio-controller;
|
||
|
|
interrupt-parent = <&gpio1>;
|
||
|
|
interrupts = <6 IRQ_TYPE_EDGE_FALLING>;
|
||
|
|
microchip,clock-allways-on;
|
||
|
|
microchip,clock-out-div = <1>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_can1_int>;
|
||
|
|
reg = <0>;
|
||
|
|
spi-max-frequency = <2000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
can2: can@1 {
|
||
|
|
compatible = "microchip,mcp2517fd";
|
||
|
|
clocks = <&clk20m>;
|
||
|
|
gpio-controller;
|
||
|
|
interrupt-parent = <&gpio1>;
|
||
|
|
interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_can2_int>;
|
||
|
|
reg = <1>;
|
||
|
|
spi-max-frequency = <2000000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&fec1 {
|
||
|
|
fsl,magic-packet;
|
||
|
|
phy-handle = <ðphy0>;
|
||
|
|
phy-mode = "rgmii";
|
||
|
|
phy-supply = <®_ethphy>;
|
||
|
|
pinctrl-names = "default", "sleep";
|
||
|
|
pinctrl-0 = <&pinctrl_fec1>;
|
||
|
|
pinctrl-1 = <&pinctrl_fec1_sleep>;
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
mdio {
|
||
|
|
#address-cells = <1>;
|
||
|
|
#size-cells = <0>;
|
||
|
|
|
||
|
|
ethphy0: ethernet-phy@7 {
|
||
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
||
|
|
interrupt-parent = <&gpio1>;
|
||
|
|
interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
|
||
|
|
micrel,led-mode = <0>;
|
||
|
|
reg = <7>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
&gpio4 {
|
||
|
|
/*
|
||
|
|
* The SE050 security element may be driven via I2C from user space.
|
||
|
|
* The element itself is enabled here as it has no kernel driver.
|
||
|
|
*/
|
||
|
|
se050_ena {
|
||
|
|
gpio-hog;
|
||
|
|
gpios = <19 GPIO_ACTIVE_HIGH>;
|
||
|
|
line-name = "SE050_ENABLE";
|
||
|
|
output-high;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_se050_ena>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* On-module I2C */
|
||
|
|
&i2c1 {
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
pmic@4b {
|
||
|
|
compatible = "rohm,bd71840", "rohm,bd71837";
|
||
|
|
bd71837,pmic-buck2-uses-i2c-dvs;
|
||
|
|
bd71837,pmic-buck2-dvs-voltage = <1000000>, <900000>, <0>; /* VDD_ARM: Run-Idle */
|
||
|
|
gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;
|
||
|
|
/* PMIC BD71837 PMIC_nINT GPIO1_IO3 */
|
||
|
|
pinctrl-0 = <&pinctrl_pmic>;
|
||
|
|
reg = <0x4b>;
|
||
|
|
|
||
|
|
gpo {
|
||
|
|
rohm,drv = <0x0C>; /* 0b0000_1100 all gpos with cmos output mode */
|
||
|
|
};
|
||
|
|
|
||
|
|
regulators {
|
||
|
|
buck1_reg: BUCK1 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck1";
|
||
|
|
regulator-max-microvolt = <1300000>;
|
||
|
|
regulator-min-microvolt = <700000>;
|
||
|
|
regulator-ramp-delay = <1250>;
|
||
|
|
};
|
||
|
|
|
||
|
|
buck2_reg: BUCK2 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck2";
|
||
|
|
regulator-max-microvolt = <1300000>;
|
||
|
|
regulator-min-microvolt = <700000>;
|
||
|
|
regulator-ramp-delay = <1250>;
|
||
|
|
};
|
||
|
|
|
||
|
|
buck5_reg: BUCK5 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck5";
|
||
|
|
regulator-max-microvolt = <1350000>;
|
||
|
|
regulator-min-microvolt = <700000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
buck6_reg: BUCK6 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck6";
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-min-microvolt = <3000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
buck7_reg: BUCK7 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck7";
|
||
|
|
regulator-max-microvolt = <1995000>;
|
||
|
|
regulator-min-microvolt = <1605000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
buck8_reg: BUCK8 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "buck8";
|
||
|
|
regulator-max-microvolt = <1400000>;
|
||
|
|
regulator-min-microvolt = <800000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo1_reg: LDO1 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "ldo1";
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-min-microvolt = <3000000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo2_reg: LDO2 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "ldo2";
|
||
|
|
regulator-max-microvolt = <900000>;
|
||
|
|
regulator-min-microvolt = <900000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo3_reg: LDO3 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "ldo3";
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-min-microvolt = <1800000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo4_reg: LDO4 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "ldo4";
|
||
|
|
regulator-max-microvolt = <1800000>;
|
||
|
|
regulator-min-microvolt = <900000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo5_reg: LDO5 {
|
||
|
|
regulator-compatible = "ldo5";
|
||
|
|
regulator-max-microvolt = <3300000>;
|
||
|
|
regulator-min-microvolt = <3300000>;
|
||
|
|
};
|
||
|
|
|
||
|
|
ldo6_reg: LDO6 {
|
||
|
|
regulator-always-on;
|
||
|
|
regulator-boot-on;
|
||
|
|
regulator-compatible = "ldo6";
|
||
|
|
regulator-max-microvolt = <1800000>;
|
||
|
|
regulator-min-microvolt = <900000>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Epson RX8130 real time clock on carrier board */
|
||
|
|
rtc@32 {
|
||
|
|
compatible = "epson,rx8130";
|
||
|
|
reg = <0x32>;
|
||
|
|
};
|
||
|
|
|
||
|
|
adc@34 {
|
||
|
|
compatible = "maxim,max11607";
|
||
|
|
reg = <0x34>;
|
||
|
|
vcc-supply = <&ldo5_reg>;
|
||
|
|
};
|
||
|
|
|
||
|
|
eeprom@50 {
|
||
|
|
compatible = "st,24c02";
|
||
|
|
pagesize = <16>;
|
||
|
|
reg = <0x50>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_2_DSI */
|
||
|
|
&i2c2 {
|
||
|
|
clock-frequency = <10000>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_i2c2>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_3_HDMI N/A */
|
||
|
|
|
||
|
|
/* Verdin I2C_4_CSI */
|
||
|
|
&i2c3 {
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_1 */
|
||
|
|
&i2c4 {
|
||
|
|
clock-frequency = <400000>;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_i2c4>;
|
||
|
|
status = "okay";
|
||
|
|
|
||
|
|
/* Audio Codec */
|
||
|
|
wm8904_1a: codec@1a {
|
||
|
|
compatible = "wlf,wm8904";
|
||
|
|
#sound-dai-cells = <0>;
|
||
|
|
clocks = <&clk IMX8MM_CLK_SAI2_ROOT>;
|
||
|
|
clock-names = "mclk";
|
||
|
|
reg = <0x1a>;
|
||
|
|
};
|
||
|
|
|
||
|
|
gpio_expander_21: gpio-expander@21 {
|
||
|
|
compatible = "nxp,pcal6416";
|
||
|
|
#gpio-cells = <2>;
|
||
|
|
gpio-controller;
|
||
|
|
reg = <0x21>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Current measurement into module VCC */
|
||
|
|
hwmon@40 {
|
||
|
|
compatible = "ti,ina219";
|
||
|
|
reg = <0x40>;
|
||
|
|
shunt-resistor = <10000>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* EEPROM on MIPI-DSI to HDMI adapter */
|
||
|
|
eeprom_50: eeprom@50 {
|
||
|
|
compatible = "st,24c02";
|
||
|
|
pagesize = <16>;
|
||
|
|
reg = <0x50>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* EEPROM on Verdin Development board */
|
||
|
|
eeprom_57: eeprom@57 {
|
||
|
|
compatible = "st,24c02";
|
||
|
|
pagesize = <16>;
|
||
|
|
reg = <0x57>;
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin PWM_3_DSI */
|
||
|
|
&pwm1 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_pwm_1>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin PWM_1 */
|
||
|
|
&pwm2 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_pwm_2>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin PWM_2 */
|
||
|
|
&pwm3 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_pwm_3>;
|
||
|
|
#pwm-cells = <3>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin UART_3, Console/Debug UART */
|
||
|
|
&uart1 {
|
||
|
|
fsl,uart-has-rtscts;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin UART_1 */
|
||
|
|
&uart2 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
||
|
|
fsl,uart-has-rtscts;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin UART_2 */
|
||
|
|
&uart3 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
||
|
|
fsl,uart-has-rtscts;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin UART_4 */
|
||
|
|
/*
|
||
|
|
* resource allocated to M4 by default, must not be accessed from A-35 or you
|
||
|
|
* get an OOPS
|
||
|
|
*/
|
||
|
|
&uart4 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart4>;
|
||
|
|
status = "disabled";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin USB_1 */
|
||
|
|
&usbotg1 {
|
||
|
|
dr_mode = "otg";
|
||
|
|
picophy,dc-vol-level-adjust = <7>;
|
||
|
|
picophy,pre-emp-curr-control = <3>;
|
||
|
|
vbus-supply = <®_usb_otg1_vbus>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin USB_2 */
|
||
|
|
&usbotg2 {
|
||
|
|
dr_mode = "host";
|
||
|
|
picophy,dc-vol-level-adjust = <7>;
|
||
|
|
picophy,pre-emp-curr-control = <3>;
|
||
|
|
vbus-supply = <®_usb_otg2_vbus>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* On-module eMMC */
|
||
|
|
&usdhc1 {
|
||
|
|
bus-width = <8>;
|
||
|
|
keep-power-in-suspend;
|
||
|
|
non-removable;
|
||
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
|
pinctrl-0 = <&pinctrl_usdhc1>;
|
||
|
|
pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
|
||
|
|
pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
|
||
|
|
pm-ignore-notify;
|
||
|
|
status = "okay";
|
||
|
|
/* TODO Strobe */
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin SD_1 */
|
||
|
|
&usdhc2 {
|
||
|
|
bus-width = <4>;
|
||
|
|
cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
|
||
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
|
pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_cd>;
|
||
|
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_cd>;
|
||
|
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_cd>;
|
||
|
|
vmmc-supply = <®_usdhc2_vmmc>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
/* On-module Wi-Fi */
|
||
|
|
&usdhc3 {
|
||
|
|
bus-width = <4>;
|
||
|
|
non-removable;
|
||
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
|
pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_wifi_ctrl>;
|
||
|
|
pinctrl-1 = <&pinctrl_usdhc3_100mhz>, <&pinctrl_wifi_ctrl>;
|
||
|
|
pinctrl-2 = <&pinctrl_usdhc3_200mhz>, <&pinctrl_wifi_ctrl>;
|
||
|
|
vmmc-supply = <®_wifi_en>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&wdog1 {
|
||
|
|
fsl,ext-reset-output;
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_wdog>;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&iomuxc {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_dsi_bkl_en>, <&pinctrl_gpio1>, <&pinctrl_gpio2>,
|
||
|
|
<&pinctrl_gpio3>, <&pinctrl_gpio4>, <&pinctrl_gpio5>,
|
||
|
|
<&pinctrl_gpio6>, <&pinctrl_gpio7>, <&pinctrl_gpio8>,
|
||
|
|
<&pinctrl_gpio_hog1>, <&pinctrl_gpio_hog2>,
|
||
|
|
<&pinctrl_gpio_hog3>, <&pinctrl_gpio_hpd>;
|
||
|
|
|
||
|
|
pinctrl_can1_int: can1intgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO06_GPIO1_IO6 0x1c4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_can2_int: can2intgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x1c4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_ctrl_force_off_moci: ctrlforceoffgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20 0x1c4 /* SODIMM 250 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_dsi_bkl_en: dsi_bkl_en {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_CE2_B_GPIO3_IO3 0x1c4 /* SODIMM 21 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_ecspi2: ecspi2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO 0x1c4 /* SODIMM 198 */
|
||
|
|
MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI 0x4 /* SODIMM 200 */
|
||
|
|
MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK 0x4 /* SODIMM 196 */
|
||
|
|
MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13 0x1c4 /* SODIMM 202 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_ecspi3: ecspi3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO05_GPIO1_IO5 0x1c4
|
||
|
|
MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK 0x4
|
||
|
|
MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI 0x4
|
||
|
|
MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO 0x1c4
|
||
|
|
MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25 0x1c4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_fec1: fec1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3
|
||
|
|
MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3
|
||
|
|
MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x1c4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_fec1_sleep: fec1-sleepgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3
|
||
|
|
MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3
|
||
|
|
MX8MM_IOMUXC_ENET_TD0_GPIO1_IO21 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD1_GPIO1_IO20 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD2_GPIO1_IO19 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TD3_GPIO1_IO18 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_TXC_GPIO1_IO23 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_TX_CTL_GPIO1_IO22 0x1f
|
||
|
|
MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
|
||
|
|
MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x184
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_flexspi0: flexspi0grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c2 /* SODIMM 52 */
|
||
|
|
MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x82 /* SODIMM 54 */
|
||
|
|
MX8MM_IOMUXC_NAND_CE1_B_QSPI_A_SS1_B 0x82 /* SODIMM 64 */
|
||
|
|
MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x82 /* SODIMM 56 */
|
||
|
|
MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x82 /* SODIMM 58 */
|
||
|
|
MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x82 /* SODIMM 60 */
|
||
|
|
MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x82 /* SODIMM 62 */
|
||
|
|
MX8MM_IOMUXC_NAND_DQS_QSPI_A_DQS 0x82 /* SODIMM 66 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* (MEZ_)GPIO_1 shared with (MEZ_)DSI_1_INT# on Verdin Development Board */
|
||
|
|
pinctrl_gpio1: gpio1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_CE3_B_GPIO3_IO4 0x184 /* SODIMM 206 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio2: gpio2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5 0x184 /* SODIMM 208 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio3: gpio3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_UART3_RXD_GPIO5_IO26 0x184 /* SODIMM 210 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio4: gpio4grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_UART3_TXD_GPIO5_IO27 0x184 /* SODIMM 212 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio5: gpio5grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x184 /* SODIMM 216 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio6: gpio6grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x184 /* SODIMM 218 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio7: gpio7grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x184 /* SODIMM 220 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio8: gpio8grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x184 /* SODIMM 222 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio_hog1: gpiohog1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI1_MCLK_GPIO4_IO20 0x1c4 /* SODIMM 88 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXC_GPIO4_IO1 0x1c4 /* SODIMM 90 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2 0x1c4 /* SODIMM 92 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD1_GPIO4_IO3 0x1c4 /* SODIMM 94 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD2_GPIO4_IO4 0x1c4 /* SODIMM 96 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD3_GPIO4_IO5 0x1c4 /* SODIMM 100 */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXFS_GPIO4_IO0 0x1c4 /* SODIMM 102 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXC_GPIO4_IO11 0x1c4 /* SODIMM 104 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD0_GPIO4_IO12 0x1c4 /* SODIMM 106 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD1_GPIO4_IO13 0x1c4 /* SODIMM 108 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD2_GPIO4_IO14 0x1c4 /* SODIMM 112 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD3_GPIO4_IO15 0x1c4 /* SODIMM 114 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD4_GPIO4_IO16 0x1c4 /* SODIMM 116 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD6_GPIO4_IO18 0x1c4 /* SODIMM 118 */
|
||
|
|
MX8MM_IOMUXC_SAI1_TXFS_GPIO4_IO10 0x1c4 /* SODIMM 120 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio_hog2: gpiohog2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI3_MCLK_GPIO5_IO2 0x1c4 /* SODIMM 91 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_gpio_hog3: gpiohog3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO13_GPIO1_IO13 0x1c4 /* SODIMM 157 */
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x1c4 /* SODIMM 187 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* (MEZ_)DSI_1_INT# shared with (MEZ_)GPIO_1 on Verdin Development Board */
|
||
|
|
pinctrl_gpio_hpd: gpiohpdgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_RE_B_GPIO3_IO15 0x184 /* SODIMM 17 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* On-module I2C */
|
||
|
|
pinctrl_i2c1: i2c1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c6
|
||
|
|
MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c6
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_4_CSI */
|
||
|
|
pinctrl_i2c2: i2c2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c6 /* SODIMM 55 */
|
||
|
|
MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c6 /* SODIMM 53 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_2_DSI */
|
||
|
|
pinctrl_i2c3: i2c3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c6 /* SODIMM 95 */
|
||
|
|
MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c6 /* SODIMM 93 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* Verdin I2C_1 */
|
||
|
|
pinctrl_i2c4: i2c4grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c6 /* SODIMM 14 */
|
||
|
|
MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c6 /* SODIMM 12 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_pcie0: pcie0grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI5_RXFS_GPIO3_IO19 0x6 /* SODIMM 244 */
|
||
|
|
MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x6 /* PMIC_EN_PCIe_CLK */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_pmic: pmicirqgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_pwm_1: pwm1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO01_PWM1_OUT 0x6 /* SODIMM 19 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_pwm_2: pwm2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SPDIF_RX_PWM2_OUT 0x6 /* SODIMM 15 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_pwm_3: pwm3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SPDIF_TX_PWM3_OUT 0x6 /* SODIMM 16 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_reg_eth: regethgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SD2_WP_GPIO2_IO20 0x184
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_reg_usb1_en: regusb1engrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x184 /* SODIMM 155 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_reg_usb2_en: regusb2engrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14 0x184 /* SODIMM 185 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_sai2: sai2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI2_MCLK_SAI2_MCLK 0xd6 /* SODIMM 38 */
|
||
|
|
MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0 0xd6 /* SODIMM 36 */
|
||
|
|
MX8MM_IOMUXC_SAI2_TXC_SAI2_TX_BCLK 0xd6 /* SODIMM 30 */
|
||
|
|
MX8MM_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0 0xd6 /* SODIMM 34 */
|
||
|
|
MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC 0xd6 /* SODIMM 32 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_sai5: sai5grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI5_RXD0_SAI5_RX_DATA0 0xd6 /* SODIMM 48 */
|
||
|
|
MX8MM_IOMUXC_SAI5_RXD1_SAI5_TX_SYNC 0xd6 /* SODIMM 44 */
|
||
|
|
MX8MM_IOMUXC_SAI5_RXD2_SAI5_TX_BCLK 0xd6 /* SODIMM 42 */
|
||
|
|
MX8MM_IOMUXC_SAI5_RXD3_SAI5_TX_DATA0 0xd6 /* SODIMM 46 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_se050_ena: se050enagrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD7_GPIO4_IO19 0x184
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_uart1: uart1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX 0x1c4 /* SODIMM 147 */
|
||
|
|
MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX 0x1c4 /* SODIMM 149 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_uart2: uart2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B 0x1c4 /* SODIMM 133 */
|
||
|
|
MX8MM_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B 0x1c4 /* SODIMM 135 */
|
||
|
|
MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX 0x1c4 /* SODIMM 131 */
|
||
|
|
MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX 0x1c4 /* SODIMM 129 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_uart3: uart3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_ECSPI1_MISO_UART3_DCE_CTS_B 0x1c4 /* SODIMM 141 */
|
||
|
|
MX8MM_IOMUXC_ECSPI1_MOSI_UART3_DCE_TX 0x1c4 /* SODIMM 139 */
|
||
|
|
MX8MM_IOMUXC_ECSPI1_SCLK_UART3_DCE_RX 0x1c4 /* SODIMM 137 */
|
||
|
|
MX8MM_IOMUXC_ECSPI1_SS0_UART3_DCE_RTS_B 0x1c4 /* SODIMM 143 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_uart4: uart4grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX 0x1c4 /* SODIMM 151 */
|
||
|
|
MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX 0x1c4 /* SODIMM 153 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc1: usdhc1grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x190
|
||
|
|
MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x190
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x194
|
||
|
|
MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x194
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK 0x196
|
||
|
|
MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA4_USDHC1_DATA4 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA5_USDHC1_DATA5 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA6_USDHC1_DATA6 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_DATA7_USDHC1_DATA7 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD1_STROBE_USDHC1_STROBE 0x196
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc2_cd: usdhc2cdgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12 0x1c4 /* SODIMM 84 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc2_pwr_en: usdhc2pwrengrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_CLE_GPIO3_IO5 0x184 /* SODIMM 76 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc2: usdhc2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190 /* SODIMM 78 */
|
||
|
|
MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0 /* SODIMM 74 */
|
||
|
|
MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0 /* SODIMM 80 */
|
||
|
|
MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0 /* SODIMM 82 */
|
||
|
|
MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0 /* SODIMM 70 */
|
||
|
|
MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0 /* SODIMM 72 */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
|
||
|
|
MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
|
||
|
|
MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
|
||
|
|
MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
|
||
|
|
MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
|
||
|
|
MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc3: usdhc3grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0
|
||
|
|
MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0
|
||
|
|
MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
|
||
|
|
MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0
|
||
|
|
MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190
|
||
|
|
MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4
|
||
|
|
MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4
|
||
|
|
MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4
|
||
|
|
MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4
|
||
|
|
MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x194
|
||
|
|
MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6
|
||
|
|
MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6
|
||
|
|
MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6
|
||
|
|
MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6
|
||
|
|
MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x196
|
||
|
|
MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_wdog: wdoggrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_wifi_ctrl: wifictrlgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16 0x1c4 /* WIFI_WKUP_BT */
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD7_GPIO4_IO9 0x1c4 /* WIFI_W_WKUP_HOST */
|
||
|
|
MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10 0x1c4 /* WIFI_WKUP_WLAN */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_wifi_i2s: wifii2sgrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD4_SAI6_TX_BCLK 0xd6
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD5_SAI6_TX_DATA0 0xd6
|
||
|
|
MX8MM_IOMUXC_SAI1_RXD6_SAI6_TX_SYNC 0xd6
|
||
|
|
MX8MM_IOMUXC_SAI1_TXD5_SAI6_RX_DATA0 0xd6
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
|
||
|
|
pinctrl_wifi_pwr_en: wifipwrengrp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_SAI5_MCLK_GPIO3_IO25 0x184 /* PMIC_EN_WIFI */
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
};
|