2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_ZYNQ=y
|
|
|
|
CONFIG_SYS_TEXT_BASE=0x4000000
|
2018-03-23 09:34:00 +01:00
|
|
|
CONFIG_SPL=y
|
2018-06-04 08:33:30 +02:00
|
|
|
CONFIG_DEBUG_UART_BASE=0xe0001000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=50000000
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_IDENT_STRING=" Xilinx Zynq ZC770 XM011 x16"
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x200000
|
2019-01-23 14:20:03 +08:00
|
|
|
# CONFIG_SPL_FS_FAT is not set
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_DEBUG_UART=y
|
2018-02-10 16:54:38 -05:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_SIGNATURE=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2018-04-20 21:25:38 +00:00
|
|
|
CONFIG_IMAGE_FORMAT_LEGACY=y
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_OS_BOOT=y
|
|
|
|
CONFIG_SYS_PROMPT="Zynq> "
|
|
|
|
# CONFIG_CMD_FLASH is not set
|
|
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
|
|
CONFIG_CMD_FPGA_LOADFS=y
|
|
|
|
CONFIG_CMD_FPGA_LOADMK=y
|
|
|
|
CONFIG_CMD_FPGA_LOADP=y
|
|
|
|
CONFIG_CMD_GPIO=y
|
|
|
|
CONFIG_CMD_NAND_LOCK_UNLOCK=y
|
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
|
|
# CONFIG_CMD_NET is not set
|
|
|
|
CONFIG_CMD_CACHE=y
|
2018-02-10 16:54:38 -05:00
|
|
|
# CONFIG_SPL_DOS_PARTITION is not set
|
|
|
|
# CONFIG_SPL_EFI_PARTITION is not set
|
2018-09-03 15:26:12 -04:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynq-zc770-xm011-x16"
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2018-04-12 12:34:14 +02:00
|
|
|
CONFIG_BLK=y
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_FPGA_XILINX=y
|
2018-02-16 18:02:51 +05:30
|
|
|
CONFIG_FPGA_ZYNQPL=y
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_DM_GPIO=y
|
|
|
|
# CONFIG_MMC is not set
|
2018-07-07 22:18:22 -05:00
|
|
|
CONFIG_MTD_DEVICE=y
|
2018-01-08 16:52:49 +01:00
|
|
|
CONFIG_NAND=y
|
|
|
|
CONFIG_NAND_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
|
|
|
CONFIG_ZYNQ_SERIAL=y
|