2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2013-11-21 08:06:46 +00:00
|
|
|
/*
|
|
|
|
* include/configs/lager.h
|
|
|
|
* This file is lager board configuration.
|
|
|
|
*
|
2014-11-10 05:34:07 +00:00
|
|
|
* Copyright (C) 2013, 2014 Renesas Electronics Corporation
|
2013-11-21 08:06:46 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __LAGER_H
|
|
|
|
#define __LAGER_H
|
|
|
|
|
2014-11-10 05:34:07 +00:00
|
|
|
#include "rcar-gen2-common.h"
|
2014-03-31 06:22:31 +00:00
|
|
|
|
2018-04-23 18:24:06 +00:00
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
|
|
|
|
#define STACK_AREA_SIZE 0x00100000
|
|
|
|
#define LOW_LEVEL_MERAM_STACK \
|
2013-11-21 08:06:46 +00:00
|
|
|
(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
|
|
|
|
|
|
|
/* MEMORY */
|
2014-11-10 05:34:07 +00:00
|
|
|
#define RCAR_GEN2_SDRAM_BASE 0x40000000
|
|
|
|
#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
|
|
|
|
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
|
2013-11-21 08:06:46 +00:00
|
|
|
|
2013-10-20 11:28:24 +00:00
|
|
|
/* SH Ether */
|
|
|
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
|
|
|
#define CONFIG_SH_ETHER_PHY_ADDR 0x1
|
|
|
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
|
|
|
#define CONFIG_SH_ETHER_CACHE_WRITEBACK
|
|
|
|
#define CONFIG_SH_ETHER_CACHE_INVALIDATE
|
2018-04-23 18:24:06 +00:00
|
|
|
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
|
2013-10-20 11:28:24 +00:00
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
/* Board Clock */
|
|
|
|
|
2018-04-23 18:24:06 +00:00
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2018-11-26 23:19:03 +00:00
|
|
|
"bootm_size=0x10000000\0"
|
2018-04-23 18:24:06 +00:00
|
|
|
|
|
|
|
/* SPL support */
|
|
|
|
#define CONFIG_SPL_STACK 0xe6340000
|
|
|
|
#define CONFIG_SPL_MAX_SIZE 0x4000
|
2014-11-21 01:19:32 +00:00
|
|
|
|
2013-11-21 08:06:46 +00:00
|
|
|
#endif /* __LAGER_H */
|