2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2016-07-29 14:11:20 +00:00
|
|
|
/*
|
|
|
|
* Imagination Technologies MIPSfpga platform code
|
|
|
|
*
|
|
|
|
* Copyright (C) 2016, Imagination Technologies Ltd.
|
|
|
|
*
|
|
|
|
* Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
|
2017-03-31 14:40:25 +00:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2016-07-29 14:11:20 +00:00
|
|
|
/* initialize the DDR Controller and PHY */
|
2017-04-06 18:47:05 +00:00
|
|
|
int dram_init(void)
|
2016-07-29 14:11:20 +00:00
|
|
|
{
|
|
|
|
/* MIG IP block is smart and doesn't need SW
|
|
|
|
* to do any init */
|
2017-03-31 14:40:25 +00:00
|
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE; /* in bytes */
|
|
|
|
|
|
|
|
return 0;
|
2016-07-29 14:11:20 +00:00
|
|
|
}
|