2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2005-01-09 23:16:25 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2004 Texas Insturments
|
|
|
|
*
|
|
|
|
* (C) Copyright 2002
|
|
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2002
|
2009-05-13 08:54:10 +00:00
|
|
|
* Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
|
2005-01-09 23:16:25 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* CPU specific code
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <command.h>
|
2019-11-14 19:57:37 +00:00
|
|
|
#include <cpu_func.h>
|
2019-11-14 19:57:42 +00:00
|
|
|
#include <irq_func.h>
|
2020-05-10 17:39:56 +00:00
|
|
|
#include <asm/cache.h>
|
2009-04-05 11:02:43 +00:00
|
|
|
#include <asm/system.h>
|
2005-01-09 23:16:25 +00:00
|
|
|
|
2009-04-05 11:06:31 +00:00
|
|
|
static void cache_flush(void);
|
2005-01-09 23:16:25 +00:00
|
|
|
|
|
|
|
int cleanup_before_linux (void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* this function is called just before we call linux
|
|
|
|
* it prepares the processor for linux
|
|
|
|
*
|
|
|
|
* we turn off caches etc ...
|
|
|
|
*/
|
|
|
|
|
2019-11-14 19:57:40 +00:00
|
|
|
disable_interrupts();
|
2005-01-09 23:16:25 +00:00
|
|
|
|
|
|
|
/* turn off I/D-cache */
|
2009-04-05 11:06:31 +00:00
|
|
|
icache_disable();
|
|
|
|
dcache_disable();
|
2005-01-09 23:16:25 +00:00
|
|
|
/* flush I/D-cache */
|
2009-04-05 11:06:31 +00:00
|
|
|
cache_flush();
|
|
|
|
|
|
|
|
return 0;
|
2005-01-09 23:16:25 +00:00
|
|
|
}
|
|
|
|
|
2009-04-05 11:06:31 +00:00
|
|
|
static void cache_flush(void)
|
2005-01-09 23:16:25 +00:00
|
|
|
{
|
2009-04-05 11:06:31 +00:00
|
|
|
unsigned long i = 0;
|
2012-04-09 11:33:04 +00:00
|
|
|
/* clean entire data cache */
|
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 0" : : "r" (i));
|
|
|
|
/* invalidate both caches and flush btb */
|
|
|
|
asm volatile("mcr p15, 0, %0, c7, c7, 0" : : "r" (i));
|
|
|
|
/* mem barrier to sync things */
|
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 4" : : "r" (i));
|
2005-01-09 23:16:25 +00:00
|
|
|
}
|
2012-04-02 06:18:00 +00:00
|
|
|
|
2019-05-03 13:41:00 +00:00
|
|
|
#if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
|
2012-04-02 06:18:00 +00:00
|
|
|
void invalidate_dcache_all(void)
|
|
|
|
{
|
2012-04-09 11:33:04 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c6, 0" : : "r" (0));
|
2012-04-02 06:18:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_all(void)
|
|
|
|
{
|
2012-04-09 11:33:04 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 0" : : "r" (0));
|
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 4" : : "r" (0));
|
2012-04-02 06:18:00 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
void invalidate_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
2012-07-19 01:35:32 +00:00
|
|
|
if (!check_cache_range(start, stop))
|
2012-04-02 06:18:00 +00:00
|
|
|
return;
|
|
|
|
|
|
|
|
while (start < stop) {
|
2012-04-09 11:33:04 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c6, 1" : : "r" (start));
|
2012-04-02 06:18:00 +00:00
|
|
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_range(unsigned long start, unsigned long stop)
|
|
|
|
{
|
2012-07-19 01:35:32 +00:00
|
|
|
if (!check_cache_range(start, stop))
|
2012-04-02 06:18:00 +00:00
|
|
|
return;
|
|
|
|
|
|
|
|
while (start < stop) {
|
2012-04-09 11:33:04 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c14, 1" : : "r" (start));
|
2012-04-02 06:18:00 +00:00
|
|
|
start += CONFIG_SYS_CACHELINE_SIZE;
|
|
|
|
}
|
|
|
|
|
2012-04-09 11:33:04 +00:00
|
|
|
asm volatile("mcr p15, 0, %0, c7, c10, 4" : : "r" (0));
|
2012-04-02 06:18:00 +00:00
|
|
|
}
|
|
|
|
|
2019-05-03 13:41:00 +00:00
|
|
|
#else /* #if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF) */
|
2012-04-02 06:18:00 +00:00
|
|
|
void invalidate_dcache_all(void)
|
|
|
|
{
|
|
|
|
}
|
|
|
|
|
|
|
|
void flush_dcache_all(void)
|
|
|
|
{
|
|
|
|
}
|
2019-05-03 13:41:00 +00:00
|
|
|
#endif /* #if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF) */
|
2012-10-04 10:04:02 +00:00
|
|
|
|
2019-05-03 13:41:00 +00:00
|
|
|
#if !(CONFIG_IS_ENABLED(SYS_ICACHE_OFF) && CONFIG_IS_ENABLED(SYS_DCACHE_OFF))
|
2012-10-04 10:04:02 +00:00
|
|
|
void enable_caches(void)
|
|
|
|
{
|
2019-05-03 13:41:00 +00:00
|
|
|
#if !CONFIG_IS_ENABLED(SYS_ICACHE_OFF)
|
2012-10-04 10:04:02 +00:00
|
|
|
icache_enable();
|
|
|
|
#endif
|
2019-05-03 13:41:00 +00:00
|
|
|
#if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF)
|
2012-10-04 10:04:02 +00:00
|
|
|
dcache_enable();
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|