2018-08-22 12:55:27 +00:00
|
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
|
|
|
|
|
|
|
|
if ARCH_VERSAL
|
|
|
|
|
|
|
|
|
|
config SYS_BOARD
|
|
|
|
|
string "Board name"
|
|
|
|
|
default "versal"
|
|
|
|
|
|
|
|
|
|
config SYS_VENDOR
|
|
|
|
|
string "Vendor name"
|
|
|
|
|
default "xilinx"
|
|
|
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
|
default "versal"
|
|
|
|
|
|
|
|
|
|
config SYS_CONFIG_NAME
|
|
|
|
|
string "Board configuration name"
|
|
|
|
|
default "xilinx_versal"
|
|
|
|
|
help
|
|
|
|
|
This option contains information about board configuration name.
|
|
|
|
|
Based on this option include/configs/<CONFIG_SYS_CONFIG_NAME>.h header
|
|
|
|
|
will be used for board configuration.
|
|
|
|
|
|
|
|
|
|
config SYS_MALLOC_LEN
|
|
|
|
|
default 0x2000000
|
|
|
|
|
|
|
|
|
|
config ZYNQ_SDHCI_MAX_FREQ
|
|
|
|
|
default 200000000
|
|
|
|
|
|
2019-01-28 10:12:41 +00:00
|
|
|
config IOU_SWITCH_DIVISOR0
|
|
|
|
|
hex "IOU switch divisor0"
|
|
|
|
|
default 0x20
|
|
|
|
|
help
|
|
|
|
|
Setup time clock divisor for input clock.
|
|
|
|
|
|
2019-01-08 16:17:26 +00:00
|
|
|
config SYS_MEM_RSVD_FOR_MMU
|
|
|
|
|
bool "Reserve memory for MMU Table"
|
|
|
|
|
help
|
|
|
|
|
If defined this option is used to setup different space for
|
|
|
|
|
MMU table than the one which will be allocated during
|
|
|
|
|
relocation.
|
|
|
|
|
|
2019-09-11 07:39:59 +00:00
|
|
|
config DEFINE_TCM_OCM_MMAP
|
|
|
|
|
bool "Define TCM and OCM memory in MMU Table"
|
|
|
|
|
default y if MP
|
|
|
|
|
help
|
|
|
|
|
This option if enabled defines the TCM and OCM memory and its
|
|
|
|
|
memory attributes in MMU table entry.
|
|
|
|
|
|
2020-03-18 12:45:21 +00:00
|
|
|
config VERSAL_NO_DDR
|
|
|
|
|
bool "Disable DDR MMU mapping"
|
|
|
|
|
help
|
|
|
|
|
This option configures MMU with no DDR to avoid speculative
|
|
|
|
|
access to DDR memory where DDR is not present.
|
|
|
|
|
|
2020-08-27 13:34:11 +00:00
|
|
|
source "board/xilinx/Kconfig"
|
|
|
|
|
source "board/xilinx/versal/Kconfig"
|
|
|
|
|
|
2018-08-22 12:55:27 +00:00
|
|
|
endif
|
