mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-15 15:53:02 +00:00
310 lines
6.6 KiB
Text
310 lines
6.6 KiB
Text
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
/*
|
||
|
* Copyright 2023 Gateworks Corporation
|
||
|
*/
|
||
|
|
||
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
#include <dt-bindings/leds/common.h>
|
||
|
#include <dt-bindings/phy/phy-imx8-pcie.h>
|
||
|
|
||
|
/ {
|
||
|
led-controller {
|
||
|
compatible = "gpio-leds";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_gpio_leds>;
|
||
|
|
||
|
led-0 {
|
||
|
function = LED_FUNCTION_STATUS;
|
||
|
color = <LED_COLOR_ID_GREEN>;
|
||
|
gpios = <&gpio4 22 GPIO_ACTIVE_HIGH>;
|
||
|
default-state = "on";
|
||
|
linux,default-trigger = "heartbeat";
|
||
|
};
|
||
|
|
||
|
led-1 {
|
||
|
function = LED_FUNCTION_STATUS;
|
||
|
color = <LED_COLOR_ID_RED>;
|
||
|
gpios = <&gpio4 27 GPIO_ACTIVE_HIGH>;
|
||
|
default-state = "off";
|
||
|
};
|
||
|
};
|
||
|
|
||
|
pcie0_refclk: pcie0-refclk {
|
||
|
compatible = "fixed-clock";
|
||
|
#clock-cells = <0>;
|
||
|
clock-frequency = <100000000>;
|
||
|
};
|
||
|
|
||
|
pps {
|
||
|
compatible = "pps-gpio";
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pps>;
|
||
|
gpios = <&gpio4 21 GPIO_ACTIVE_HIGH>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
reg_usb2_vbus: regulator-usb2-vbus {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_reg_usb2_en>;
|
||
|
compatible = "regulator-fixed";
|
||
|
regulator-name = "usb2_vbus";
|
||
|
gpio = <&gpio4 12 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
regulator-min-microvolt = <5000000>;
|
||
|
regulator-max-microvolt = <5000000>;
|
||
|
};
|
||
|
|
||
|
reg_usdhc2_vmmc: regulator-usdhc2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
|
||
|
compatible = "regulator-fixed";
|
||
|
regulator-name = "SD2_3P3V";
|
||
|
regulator-min-microvolt = <3300000>;
|
||
|
regulator-max-microvolt = <3300000>;
|
||
|
gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
|
||
|
enable-active-high;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
/* off-board header */
|
||
|
&ecspi2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_spi2>;
|
||
|
cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&gpio4 {
|
||
|
gpio-line-names =
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "gpioa", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "";
|
||
|
};
|
||
|
|
||
|
&gpio4 {
|
||
|
gpio-line-names =
|
||
|
"", "gpiod", "", "",
|
||
|
"gpiob", "gpioc", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "", "",
|
||
|
"", "", "pci_usb_sel", "",
|
||
|
"pci_wdis#", "", "", "";
|
||
|
};
|
||
|
|
||
|
&i2c2 {
|
||
|
clock-frequency = <400000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c2>;
|
||
|
status = "okay";
|
||
|
|
||
|
eeprom@52 {
|
||
|
compatible = "atmel,24c32";
|
||
|
reg = <0x52>;
|
||
|
pagesize = <32>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
/* off-board header */
|
||
|
&i2c3 {
|
||
|
clock-frequency = <400000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c3>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&pcie_phy {
|
||
|
fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
|
||
|
fsl,clkreq-unsupported;
|
||
|
clocks = <&pcie0_refclk>;
|
||
|
clock-names = "ref";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&pcie {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_pcie0>;
|
||
|
reset-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* GPS */
|
||
|
&uart1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart1>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* USB1 - Type C front panel SINK port J14 */
|
||
|
&usb3_0 {
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usb3_phy0 {
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usb_dwc3_0 {
|
||
|
dr_mode = "peripheral";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* USB2 4-port USB3.0 HUB:
|
||
|
* P1 - USBC connector (host only)
|
||
|
* P2 - USB2 test connector
|
||
|
* P3 - miniPCIe full card
|
||
|
* P4 - miniPCIe half card
|
||
|
*/
|
||
|
&usb3_phy1 {
|
||
|
vbus-supply = <®_usb2_vbus>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usb3_1 {
|
||
|
fsl,permanently-attached;
|
||
|
fsl,disable-port-power-control;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&usb_dwc3_1 {
|
||
|
dr_mode = "host";
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* microSD */
|
||
|
&usdhc2 {
|
||
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
|
||
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
|
||
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
|
||
|
cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
|
||
|
vmmc-supply = <®_usdhc2_vmmc>;
|
||
|
bus-width = <4>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_hog>;
|
||
|
|
||
|
pinctrl_hog: hoggrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13 0x40000040 /* GPIOA */
|
||
|
MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01 0x40000040 /* GPIOD */
|
||
|
MX8MP_IOMUXC_SAI1_RXD2__GPIO4_IO04 0x40000040 /* GPIOB */
|
||
|
MX8MP_IOMUXC_SAI1_RXD3__GPIO4_IO05 0x40000040 /* GPIOC */
|
||
|
MX8MP_IOMUXC_SAI2_TXD0__GPIO4_IO26 0x40000106 /* PCI_USBSEL */
|
||
|
MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28 0x40000106 /* PCI_WDIS# */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_gpio_leds: gpioledgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22 0x6 /* LEDG */
|
||
|
MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27 0x6 /* LEDR */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c2: i2c2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c2
|
||
|
MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c2
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c3: i2c3grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL 0x400001c2
|
||
|
MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA 0x400001c2
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pcie0: pciegrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29 0x106
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_pps: ppsgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21 0x106
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_reg_usb2_en: regusb2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12 0x6 /* USBHUB_RST# (ext p/u) */
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19 0x40
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_spi2: spi2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK 0x140
|
||
|
MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI 0x140
|
||
|
MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO 0x140
|
||
|
MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13 0x140
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart1: uart1grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX 0x140
|
||
|
MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX 0x140
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2: usdhc2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190
|
||
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0
|
||
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0
|
||
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0
|
||
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0
|
||
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0
|
||
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194
|
||
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4
|
||
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4
|
||
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4
|
||
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4
|
||
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4
|
||
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196
|
||
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6
|
||
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6
|
||
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6
|
||
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6
|
||
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6
|
||
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc2_gpio: usdhc2gpiogrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4
|
||
|
>;
|
||
|
};
|
||
|
};
|