2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2014-09-22 23:30:57 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2014 Google, Inc
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __serial_pl01x_h
|
|
|
|
#define __serial_pl01x_h
|
|
|
|
|
|
|
|
enum pl01x_type {
|
|
|
|
TYPE_PL010,
|
|
|
|
TYPE_PL011,
|
|
|
|
};
|
|
|
|
|
|
|
|
/*
|
|
|
|
*Information about a serial port
|
|
|
|
*
|
|
|
|
* @base: Register base address
|
|
|
|
* @type: Port type
|
|
|
|
* @clock: Input clock rate, used for calculating the baud rate divisor
|
2016-03-14 01:16:54 +00:00
|
|
|
* @skip_init: Don't attempt to change port configuration (also means @clock
|
|
|
|
* is ignored)
|
2014-09-22 23:30:57 +00:00
|
|
|
*/
|
2020-12-03 23:55:23 +00:00
|
|
|
struct pl01x_serial_plat {
|
2014-09-22 23:30:57 +00:00
|
|
|
unsigned long base;
|
|
|
|
enum pl01x_type type;
|
|
|
|
unsigned int clock;
|
2016-03-14 01:16:54 +00:00
|
|
|
bool skip_init;
|
2014-09-22 23:30:57 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
#endif
|