2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2016-05-02 20:45:58 +00:00
|
|
|
/*
|
|
|
|
|
* TI DP83867 PHY drivers
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _DT_BINDINGS_TI_DP83867_H
|
|
|
|
|
#define _DT_BINDINGS_TI_DP83867_H
|
|
|
|
|
|
|
|
|
|
/* PHY CTRL bits */
|
|
|
|
|
#define DP83867_PHYCR_FIFO_DEPTH_3_B_NIB 0x00
|
|
|
|
|
#define DP83867_PHYCR_FIFO_DEPTH_4_B_NIB 0x01
|
|
|
|
|
#define DP83867_PHYCR_FIFO_DEPTH_6_B_NIB 0x02
|
|
|
|
|
#define DP83867_PHYCR_FIFO_DEPTH_8_B_NIB 0x03
|
|
|
|
|
|
|
|
|
|
/* RGMIIDCTL internal delay for rx and tx */
|
|
|
|
|
#define DP83867_RGMIIDCTL_250_PS 0x0
|
|
|
|
|
#define DP83867_RGMIIDCTL_500_PS 0x1
|
|
|
|
|
#define DP83867_RGMIIDCTL_750_PS 0x2
|
|
|
|
|
#define DP83867_RGMIIDCTL_1_NS 0x3
|
|
|
|
|
#define DP83867_RGMIIDCTL_1_25_NS 0x4
|
|
|
|
|
#define DP83867_RGMIIDCTL_1_50_NS 0x5
|
|
|
|
|
#define DP83867_RGMIIDCTL_1_75_NS 0x6
|
|
|
|
|
#define DP83867_RGMIIDCTL_2_00_NS 0x7
|
|
|
|
|
#define DP83867_RGMIIDCTL_2_25_NS 0x8
|
|
|
|
|
#define DP83867_RGMIIDCTL_2_50_NS 0x9
|
|
|
|
|
#define DP83867_RGMIIDCTL_2_75_NS 0xa
|
|
|
|
|
#define DP83867_RGMIIDCTL_3_00_NS 0xb
|
|
|
|
|
#define DP83867_RGMIIDCTL_3_25_NS 0xc
|
|
|
|
|
#define DP83867_RGMIIDCTL_3_50_NS 0xd
|
|
|
|
|
#define DP83867_RGMIIDCTL_3_75_NS 0xe
|
|
|
|
|
#define DP83867_RGMIIDCTL_4_00_NS 0xf
|
|
|
|
|
|
|
|
|
|
#endif
|
