2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2011-12-23 05:51:29 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2011
|
|
|
|
* Graeme Russ, <graeme.russ@gmail.com>
|
|
|
|
*/
|
2015-08-13 07:29:10 +00:00
|
|
|
|
2011-12-23 05:51:29 +00:00
|
|
|
#include <common.h>
|
2019-11-14 19:57:45 +00:00
|
|
|
#include <init.h>
|
2020-10-31 03:38:53 +00:00
|
|
|
#include <asm/global_data.h>
|
2016-09-21 02:28:55 +00:00
|
|
|
#include <linux/errno.h>
|
2015-01-01 23:18:11 +00:00
|
|
|
#include <asm/mtrr.h>
|
2011-12-23 05:51:29 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2011-12-23 10:14:22 +00:00
|
|
|
int init_cache_f_r(void)
|
|
|
|
{
|
2019-09-25 14:56:49 +00:00
|
|
|
bool do_mtrr = CONFIG_IS_ENABLED(X86_32BIT_INIT) ||
|
|
|
|
IS_ENABLED(CONFIG_FSP_VERSION2);
|
2015-01-01 23:18:11 +00:00
|
|
|
int ret;
|
|
|
|
|
2021-06-27 23:51:03 +00:00
|
|
|
/*
|
|
|
|
* Supported configurations:
|
|
|
|
*
|
|
|
|
* booting from slimbootloader - in that case the MTRRs are already set
|
|
|
|
* up
|
|
|
|
* booting with FSPv1 - MTRRs are already set up
|
|
|
|
* booting with FSPv2 - MTRRs must be set here
|
|
|
|
* booting from coreboot - in this case there is no SPL, so we set up
|
|
|
|
* the MTRRs here
|
|
|
|
* Note: if there is an SPL, then it has already set up MTRRs so we
|
|
|
|
* don't need to do that here
|
|
|
|
*/
|
|
|
|
do_mtrr &= !IS_ENABLED(CONFIG_SPL) &&
|
|
|
|
!IS_ENABLED(CONFIG_FSP_VERSION1) &&
|
2019-09-25 14:56:49 +00:00
|
|
|
!IS_ENABLED(CONFIG_SYS_SLIMBOOTLOADER);
|
|
|
|
|
|
|
|
if (do_mtrr) {
|
|
|
|
ret = mtrr_commit(false);
|
|
|
|
/*
|
|
|
|
* If MTRR MSR is not implemented by the processor, just ignore
|
|
|
|
* it
|
|
|
|
*/
|
|
|
|
if (ret && ret != -ENOSYS)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-12-23 10:14:22 +00:00
|
|
|
/* Initialise the CPU cache(s) */
|
|
|
|
return init_cache();
|
|
|
|
}
|