2016-09-07 10:47:28 +00:00
|
|
|
Overview
|
|
|
|
|
--------
|
|
|
|
|
The LS1046A Reference Design Board (RDB) is a high-performance computing,
|
|
|
|
|
evaluation, and development platform that supports the QorIQ LS1046A
|
|
|
|
|
LayerScape Architecture processor. The LS1046ARDB provides SW development
|
|
|
|
|
platform for the Freescale LS1046A processor series, with a complete
|
|
|
|
|
debugging environment. The LS1046A RDB is lead-free and RoHS-compliant.
|
|
|
|
|
|
|
|
|
|
LS1046A SoC Overview
|
|
|
|
|
--------------------
|
|
|
|
|
Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A
|
|
|
|
|
SoC overview.
|
|
|
|
|
|
|
|
|
|
LS1046ARDB board Overview
|
|
|
|
|
-----------------------
|
|
|
|
|
- SERDES1 Connections, 4 lanes supporting:
|
2021-09-18 12:32:34 +00:00
|
|
|
- Lane0: 10GBase-R with x1 RJ45 connector
|
|
|
|
|
- Lane1: 10GBase-R Cage
|
2016-09-07 10:47:28 +00:00
|
|
|
- Lane2: SGMII.5
|
|
|
|
|
- Lane3: SGMII.6
|
|
|
|
|
- SERDES2 Connections, 4 lanes supporting:
|
|
|
|
|
- Lane0: PCIe1 with miniPCIe slot
|
|
|
|
|
- Lane1: PCIe2 with PCIe x2 slot
|
|
|
|
|
- Lane2: PCIe3 with PCIe x4 slot
|
|
|
|
|
- Lane3: SATA
|
|
|
|
|
- DDR Controller
|
|
|
|
|
- 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s
|
|
|
|
|
-IFC/Local Bus
|
|
|
|
|
- One 512 MB NAND flash with ECC support
|
|
|
|
|
- CPLD connection
|
|
|
|
|
- USB 3.0
|
|
|
|
|
- one Type A port, one Micro-AB port
|
|
|
|
|
- SDHC: connects directly to a full SD/MMC slot
|
|
|
|
|
- DSPI: 64 MB high-speed flash Memory for boot code and storage (up to 108MHz)
|
|
|
|
|
- 4 I2C controllers
|
|
|
|
|
- UART
|
|
|
|
|
- Two 4-pin serial ports at up to 115.2 Kbit/s
|
|
|
|
|
- Two DB9 D-Type connectors supporting one Serial port each
|
|
|
|
|
- ARM JTAG support
|
|
|
|
|
|
|
|
|
|
Memory map from core's view
|
|
|
|
|
----------------------------
|
|
|
|
|
Start Address End Address Description Size
|
|
|
|
|
0x00_0000_0000 - 0x00_000F_FFFF Secure Boot ROM 1MB
|
|
|
|
|
0x00_0100_0000 - 0x00_0FFF_FFFF CCSRBAR 240MB
|
2021-09-27 15:42:39 +00:00
|
|
|
0x00_1000_0000 - 0x00_1000_FFFF OCRAM0 64KB
|
|
|
|
|
0x00_1001_0000 - 0x00_1001_FFFF OCRAM1 64KB
|
2016-09-07 10:47:28 +00:00
|
|
|
0x00_2000_0000 - 0x00_20FF_FFFF DCSR 16MB
|
|
|
|
|
0x00_7E80_0000 - 0x00_7E80_FFFF IFC - NAND Flash 64KB
|
|
|
|
|
0x00_7FB0_0000 - 0x00_7FB0_0FFF IFC - CPLD 4KB
|
|
|
|
|
0x00_8000_0000 - 0x00_FFFF_FFFF DRAM1 2GB
|
|
|
|
|
0x05_0000_0000 - 0x05_07FF_FFFF QMAN S/W Portal 128M
|
|
|
|
|
0x05_0800_0000 - 0x05_0FFF_FFFF BMAN S/W Portal 128M
|
|
|
|
|
0x08_8000_0000 - 0x09_FFFF_FFFF DRAM2 6GB
|
|
|
|
|
0x40_0000_0000 - 0x47_FFFF_FFFF PCI Express1 32G
|
|
|
|
|
0x48_0000_0000 - 0x4F_FFFF_FFFF PCI Express2 32G
|
|
|
|
|
0x50_0000_0000 - 0x57_FFFF_FFFF PCI Express3 32G
|
|
|
|
|
|
|
|
|
|
QSPI flash map:
|
|
|
|
|
Start Address End Address Description Size
|
|
|
|
|
0x00_4000_0000 - 0x00_400F_FFFF RCW + PBI 1MB
|
2021-09-27 15:42:39 +00:00
|
|
|
0x00_4010_0000 - 0x00_402F_FFFF U-Boot 2MB
|
2017-05-16 02:45:59 +00:00
|
|
|
0x00_4030_0000 - 0x00_403F_FFFF U-Boot Env 1MB
|
|
|
|
|
0x00_4040_0000 - 0x00_405F_FFFF PPA 2MB
|
|
|
|
|
0x00_4060_0000 - 0x00_408F_FFFF Secure boot header
|
|
|
|
|
+ bootscript 3MB
|
|
|
|
|
0x00_4090_0000 - 0x00_4093_FFFF FMan ucode 256KB
|
|
|
|
|
0x00_4094_0000 - 0x00_4097_FFFF QE/uQE firmware 256KB
|
|
|
|
|
0x00_4098_0000 - 0x00_40FF_FFFF Reserved 6MB
|
2016-09-07 10:47:28 +00:00
|
|
|
0x00_4100_0000 - 0x00_43FF_FFFF FIT Image 48MB
|
|
|
|
|
|
|
|
|
|
Booting Options
|
|
|
|
|
---------------
|
|
|
|
|
a) QSPI boot
|
|
|
|
|
b) SD boot
|
|
|
|
|
c) eMMC boot
|
