2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-10-24 08:50:20 +00:00
|
|
|
/*
|
|
|
|
* Copyright 2010-2011 Calxeda, Inc.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
|
|
|
#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
|
|
|
|
|
2013-10-04 15:22:43 +00:00
|
|
|
#define CONFIG_SYS_TIMER_RATE (150000000/256)
|
|
|
|
#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
|
|
|
|
#define CONFIG_SYS_TIMER_COUNTS_DOWN
|
|
|
|
|
2011-10-24 08:50:20 +00:00
|
|
|
#define CONFIG_PL011_CLOCK 150000000
|
|
|
|
|
2012-08-16 17:55:41 +00:00
|
|
|
#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
|
2012-02-01 16:57:54 +00:00
|
|
|
|
2011-10-24 08:50:20 +00:00
|
|
|
/*
|
|
|
|
* Miscellaneous configurable options
|
|
|
|
*/
|
|
|
|
|
2013-06-13 03:24:47 +00:00
|
|
|
#define CONFIG_SYS_64BIT_LBA
|
|
|
|
|
2012-02-01 16:57:56 +00:00
|
|
|
/* Environment data setup
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
|
|
|
|
#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
|
2011-10-24 08:50:20 +00:00
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
|
|
|
|
2021-04-12 00:04:50 +00:00
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"fdt_high=0x20000000\0" \
|
|
|
|
"initrd_high=0x20000000\0"
|
|
|
|
|
2011-10-24 08:50:20 +00:00
|
|
|
#endif
|