2016-06-10 18:18:22 +00:00
|
|
|
/*
|
|
|
|
* Configuration for Amlogic Meson GXBB SoCs
|
|
|
|
* (C) Copyright 2016 Beniamino Galvani <b.galvani@gmail.com>
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __MESON_GXBB_COMMON_CONFIG_H
|
|
|
|
#define __MESON_GXBB_COMMON_CONFIG_H
|
|
|
|
|
|
|
|
#define CONFIG_CPU_ARMV8
|
|
|
|
#define CONFIG_REMAKE_ELF
|
2017-11-27 09:35:46 +00:00
|
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
2016-06-10 18:18:22 +00:00
|
|
|
#define CONFIG_ENV_SIZE 0x2000
|
|
|
|
#define CONFIG_SYS_MAXARGS 32
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (32 << 20)
|
|
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x01000000
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x20000000
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_TEXT_BASE
|
|
|
|
|
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
|
|
#define GICD_BASE 0xc4301000
|
|
|
|
#define GICC_BASE 0xc4302000
|
|
|
|
|
|
|
|
#define CONFIG_SYS_LONGHELP
|
|
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
|
|
|
|
#include <config_distro_defaults.h>
|
|
|
|
|
2017-01-15 19:22:30 +00:00
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
2017-04-15 19:30:39 +00:00
|
|
|
func(MMC, mmc, 0) \
|
|
|
|
func(MMC, mmc, 1) \
|
|
|
|
func(MMC, mmc, 2) \
|
2017-05-05 21:11:26 +00:00
|
|
|
func(PXE, pxe, na) \
|
2017-01-15 19:22:30 +00:00
|
|
|
func(DHCP, dhcp, na)
|
|
|
|
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
"fdt_addr_r=0x01000000\0" \
|
|
|
|
"scriptaddr=0x1f000000\0" \
|
|
|
|
"kernel_addr_r=0x01080000\0" \
|
|
|
|
"pxefile_addr_r=0x01080000\0" \
|
2017-04-14 18:04:46 +00:00
|
|
|
"ramdisk_addr_r=0x13000000\0" \
|
2017-01-15 19:22:30 +00:00
|
|
|
MESON_FDTFILE_SETTING \
|
|
|
|
BOOTENV
|
|
|
|
|
2017-04-14 17:54:40 +00:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64 MiB */
|
|
|
|
|
2016-06-10 18:18:22 +00:00
|
|
|
#endif /* __MESON_GXBB_COMMON_CONFIG_H */
|