2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_ZYNQMP=y
|
2017-02-10 12:57:35 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x8000000
|
2016-06-03 09:35:17 +00:00
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x8000
|
2018-03-23 08:34:00 +00:00
|
|
|
CONFIG_SPL=y
|
2016-07-29 10:01:47 +00:00
|
|
|
CONFIG_IDENT_STRING=" Xilinx ZynqMP ZC1751 xm018 dc4"
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="zynqmp-zc1751-xm018-dc4"
|
2017-06-19 13:47:40 +00:00
|
|
|
CONFIG_DEBUG_UART=y
|
2016-11-29 14:14:57 +00:00
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_VERBOSE=y
|
2016-05-17 06:38:53 +00:00
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
2016-10-08 18:41:44 +00:00
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
2016-10-12 01:33:46 +00:00
|
|
|
# CONFIG_DISPLAY_BOARDINFO is not set
|
2018-03-28 12:38:15 +00:00
|
|
|
CONFIG_BOARD_EARLY_INIT_R=y
|
2016-10-06 05:55:15 +00:00
|
|
|
CONFIG_SPL_OS_BOOT=y
|
2017-12-08 14:01:19 +00:00
|
|
|
CONFIG_SPL_RAM_SUPPORT=y
|
|
|
|
CONFIG_SPL_RAM_DEVICE=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_SYS_PROMPT="ZynqMP> "
|
|
|
|
CONFIG_CMD_MEMTEST=y
|
2018-03-28 12:38:14 +00:00
|
|
|
CONFIG_SYS_ALT_MEMTEST=y
|
2017-12-01 14:35:43 +00:00
|
|
|
CONFIG_CMD_CLK=y
|
2016-05-26 06:06:38 +00:00
|
|
|
# CONFIG_CMD_FLASH is not set
|
2017-12-08 14:03:26 +00:00
|
|
|
CONFIG_CMD_FPGA_LOADBP=y
|
|
|
|
CONFIG_CMD_FPGA_LOADP=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_CMD_TFTPPUT=y
|
|
|
|
CONFIG_CMD_TIME=y
|
|
|
|
CONFIG_CMD_TIMER=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
2017-01-27 10:00:38 +00:00
|
|
|
# CONFIG_SPL_ISO_PARTITION is not set
|
2016-07-15 06:41:46 +00:00
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_OF_EMBED=y
|
2017-08-28 11:16:32 +00:00
|
|
|
CONFIG_ENV_IS_IN_FAT=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
2016-07-27 13:08:03 +00:00
|
|
|
CONFIG_SPL_DM=y
|
2016-07-15 06:41:46 +00:00
|
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
2017-12-08 13:50:42 +00:00
|
|
|
CONFIG_CLK_ZYNQMP=y
|
2016-01-13 10:55:37 +00:00
|
|
|
CONFIG_FPGA_XILINX=y
|
|
|
|
CONFIG_FPGA_ZYNQMPPL=y
|
2016-09-08 20:11:59 +00:00
|
|
|
CONFIG_DM_GPIO=y
|
2016-07-27 13:08:03 +00:00
|
|
|
CONFIG_DM_I2C=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_SYS_I2C_CADENCE=y
|
2017-12-08 13:46:30 +00:00
|
|
|
CONFIG_MISC=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_DM_MMC=y
|
2016-12-07 13:10:28 +00:00
|
|
|
CONFIG_MMC_SDHCI=y
|
2017-02-10 12:57:35 +00:00
|
|
|
CONFIG_MMC_SDHCI_ZYNQ=y
|
2017-12-08 14:18:05 +00:00
|
|
|
CONFIG_SPI_FLASH=y
|
|
|
|
CONFIG_SPI_FLASH_BAR=y
|
|
|
|
CONFIG_SPI_FLASH_MACRONIX=y
|
|
|
|
CONFIG_SPI_FLASH_SPANSION=y
|
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
|
|
CONFIG_SPI_FLASH_WINBOND=y
|
2017-01-31 05:14:06 +00:00
|
|
|
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
|
2018-01-24 05:21:31 +00:00
|
|
|
CONFIG_PHY_MARVELL=y
|
|
|
|
CONFIG_PHY_NATSEMI=y
|
|
|
|
CONFIG_PHY_REALTEK=y
|
|
|
|
CONFIG_PHY_TI=y
|
|
|
|
CONFIG_PHY_VITESSE=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_DM_ETH=y
|
2017-08-08 02:00:34 +00:00
|
|
|
CONFIG_PHY_GIGE=y
|
2016-05-26 06:06:38 +00:00
|
|
|
CONFIG_ZYNQ_GEM=y
|
|
|
|
CONFIG_DEBUG_UART_ZYNQ=y
|
|
|
|
CONFIG_DEBUG_UART_BASE=0xff000000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
|
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
2017-11-06 08:16:05 +00:00
|
|
|
CONFIG_ZYNQ_SERIAL=y
|