2014-10-03 10:21:06 +00:00
|
|
|
/*
|
2016-10-17 13:18:02 +00:00
|
|
|
* Copyright (C) 2014 Panasonic Corporation
|
|
|
|
* Copyright (C) 2015-2016 Socionext Inc.
|
|
|
|
* Author: Masahiro Yamada <yamada.masahiro@socionext.com>
|
2014-10-03 10:21:06 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <spl.h>
|
2015-12-17 09:00:37 +00:00
|
|
|
#include <libfdt.h>
|
2014-10-03 10:21:06 +00:00
|
|
|
#include <nand.h>
|
2015-05-29 08:30:00 +00:00
|
|
|
#include <linux/io.h>
|
2014-10-03 10:21:06 +00:00
|
|
|
#include <../drivers/mtd/nand/denali.h>
|
|
|
|
|
2017-02-13 16:24:26 +00:00
|
|
|
#include "init.h"
|
2016-02-02 12:11:31 +00:00
|
|
|
|
2014-10-03 10:21:06 +00:00
|
|
|
static void nand_denali_wp_disable(void)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_NAND_DENALI
|
|
|
|
/*
|
|
|
|
* Since the boot rom enables the write protection for NAND boot mode,
|
|
|
|
* it must be disabled somewhere for "nand write", "nand erase", etc.
|
|
|
|
* The workaround is here to not disturb the Denali NAND controller
|
|
|
|
* driver just for a really SoC-specific thing.
|
|
|
|
*/
|
|
|
|
void __iomem *denali_reg = (void __iomem *)CONFIG_SYS_NAND_REGS_BASE;
|
|
|
|
|
|
|
|
writel(WRITE_PROTECT__FLAG, denali_reg + WRITE_PROTECT);
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
2016-04-21 05:43:17 +00:00
|
|
|
static int uniphier_set_fdt_file(void)
|
2015-12-17 09:00:37 +00:00
|
|
|
{
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
2016-04-21 05:43:17 +00:00
|
|
|
const char *compat;
|
|
|
|
char dtb_name[256];
|
2016-10-17 13:18:02 +00:00
|
|
|
int buf_len = sizeof(dtb_name);
|
2016-04-21 05:43:17 +00:00
|
|
|
|
2016-06-07 12:03:44 +00:00
|
|
|
if (getenv("fdt_file"))
|
|
|
|
return 0; /* do nothing if it is already set */
|
|
|
|
|
2016-10-02 23:59:28 +00:00
|
|
|
compat = fdt_stringlist_get(gd->fdt_blob, 0, "compatible", 0, NULL);
|
|
|
|
if (!compat)
|
2016-04-21 05:43:17 +00:00
|
|
|
return -EINVAL;
|
|
|
|
|
2016-10-17 13:18:02 +00:00
|
|
|
/* rip off the vendor prefix "socionext," */
|
|
|
|
compat = strchr(compat, ',');
|
|
|
|
if (!compat)
|
2016-04-21 05:43:17 +00:00
|
|
|
return -EINVAL;
|
2016-10-17 13:18:02 +00:00
|
|
|
compat++;
|
2016-04-21 05:43:17 +00:00
|
|
|
|
2016-10-17 13:18:02 +00:00
|
|
|
strncpy(dtb_name, compat, buf_len);
|
2016-04-21 05:43:17 +00:00
|
|
|
buf_len -= strlen(compat);
|
|
|
|
|
|
|
|
strncat(dtb_name, ".dtb", buf_len);
|
|
|
|
|
2016-06-07 12:03:43 +00:00
|
|
|
return setenv("fdt_file", dtb_name);
|
2015-12-17 09:00:37 +00:00
|
|
|
}
|
|
|
|
|
2014-10-03 10:21:06 +00:00
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
puts("MODE: ");
|
|
|
|
|
2017-02-13 16:24:26 +00:00
|
|
|
switch (uniphier_boot_device_raw()) {
|
2014-10-03 10:21:06 +00:00
|
|
|
case BOOT_DEVICE_MMC1:
|
2017-04-20 07:54:43 +00:00
|
|
|
printf("eMMC Boot");
|
2014-10-03 10:21:06 +00:00
|
|
|
setenv("bootmode", "emmcboot");
|
|
|
|
break;
|
|
|
|
case BOOT_DEVICE_NAND:
|
2017-04-20 07:54:43 +00:00
|
|
|
printf("NAND Boot");
|
2014-10-03 10:21:06 +00:00
|
|
|
setenv("bootmode", "nandboot");
|
|
|
|
nand_denali_wp_disable();
|
|
|
|
break;
|
|
|
|
case BOOT_DEVICE_NOR:
|
2017-04-20 07:54:43 +00:00
|
|
|
printf("NOR Boot");
|
2014-10-03 10:21:06 +00:00
|
|
|
setenv("bootmode", "norboot");
|
|
|
|
break;
|
2016-02-02 12:11:31 +00:00
|
|
|
case BOOT_DEVICE_USB:
|
2017-04-20 07:54:43 +00:00
|
|
|
printf("USB Boot");
|
2016-02-02 12:11:31 +00:00
|
|
|
setenv("bootmode", "usbboot");
|
|
|
|
break;
|
2014-10-03 10:21:06 +00:00
|
|
|
default:
|
2017-04-20 07:54:43 +00:00
|
|
|
printf("Unknown");
|
2016-04-21 05:43:16 +00:00
|
|
|
break;
|
2014-10-03 10:21:06 +00:00
|
|
|
}
|
|
|
|
|
2017-04-20 07:54:43 +00:00
|
|
|
if (uniphier_have_internal_stm())
|
|
|
|
printf(" (STM: %s)",
|
|
|
|
uniphier_boot_from_backend() ? "OFF" : "ON");
|
|
|
|
|
|
|
|
printf("\n");
|
|
|
|
|
2016-04-21 05:43:17 +00:00
|
|
|
if (uniphier_set_fdt_file())
|
|
|
|
printf("fdt_file environment was not set correctly\n");
|
2015-12-17 09:00:37 +00:00
|
|
|
|
2014-10-03 10:21:06 +00:00
|
|
|
return 0;
|
|
|
|
}
|