2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2012-05-16 13:54:07 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2010-2012
|
|
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#include <asm/io.h>
|
2012-09-19 22:50:56 +00:00
|
|
|
#include <asm/arch/tegra.h>
|
2012-05-16 13:54:07 +00:00
|
|
|
#include <asm/arch/clock.h>
|
|
|
|
#include <asm/arch/funcmux.h>
|
|
|
|
#include <asm/arch/pinmux.h>
|
|
|
|
#include <asm/gpio.h>
|
2012-09-19 22:50:56 +00:00
|
|
|
#include <i2c.h>
|
2012-05-16 13:54:07 +00:00
|
|
|
|
2012-11-01 12:14:37 +00:00
|
|
|
void pin_mux_usb(void)
|
|
|
|
{
|
|
|
|
/*
|
|
|
|
* USB1 internal/external mux GPIO, which masquerades as a VBUS GPIO
|
|
|
|
* in the current device tree.
|
|
|
|
*/
|
2014-03-21 18:28:58 +00:00
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_UAC);
|
2012-11-01 12:14:37 +00:00
|
|
|
}
|
2012-05-16 13:54:07 +00:00
|
|
|
|
2012-06-12 08:33:41 +00:00
|
|
|
void pin_mux_spi(void)
|
|
|
|
{
|
|
|
|
funcmux_select(PERIPH_ID_SPI1, FUNCMUX_SPI1_GMC_GMD);
|
|
|
|
}
|
|
|
|
|
2012-05-16 13:54:07 +00:00
|
|
|
/*
|
|
|
|
* Routine: pin_mux_mmc
|
|
|
|
* Description: setup the pin muxes/tristate values for the SDMMC(s)
|
|
|
|
*/
|
2013-02-21 12:31:30 +00:00
|
|
|
void pin_mux_mmc(void)
|
2012-05-16 13:54:07 +00:00
|
|
|
{
|
|
|
|
funcmux_select(PERIPH_ID_SDMMC1, FUNCMUX_SDMMC1_SDIO1_4BIT);
|
|
|
|
funcmux_select(PERIPH_ID_SDMMC4, FUNCMUX_SDMMC4_ATB_GMA_4_BIT);
|
|
|
|
|
|
|
|
/* For CD GPIO PP1 */
|
2014-03-21 18:28:58 +00:00
|
|
|
pinmux_tristate_disable(PMUX_PINGRP_DAP3);
|
2012-05-16 13:54:07 +00:00
|
|
|
}
|