2022-05-21 14:56:26 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright 2022 Marek Vasut <marex@denx.de>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __IMX8MP_DHCOM_PDK2_H
|
|
|
|
#define __IMX8MP_DHCOM_PDK2_H
|
|
|
|
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
#include <linux/stringify.h>
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
|
|
|
|
/* Link Definitions */
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_INIT_RAM_ADDR 0x40000000
|
|
|
|
#define CFG_SYS_INIT_RAM_SIZE 0x200000
|
2022-05-21 14:56:26 +00:00
|
|
|
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE 0x40000000
|
2022-05-21 14:56:26 +00:00
|
|
|
#define PHYS_SDRAM 0x40000000
|
|
|
|
#define PHYS_SDRAM_SIZE 0x20000000 /* Minimum 512 MiB DDR */
|
|
|
|
|
2022-12-04 15:04:55 +00:00
|
|
|
#define CFG_MXC_UART_BASE UART1_BASE_ADDR
|
2022-05-21 14:56:26 +00:00
|
|
|
|
|
|
|
/* PHY needs a longer autonegotiation timeout after reset */
|
|
|
|
#define PHY_ANEG_TIMEOUT 20000
|
|
|
|
#define FEC_QUIRK_ENET_MAC
|
|
|
|
|
|
|
|
/* USDHC */
|
2022-10-29 00:27:13 +00:00
|
|
|
#define CFG_SYS_FSL_USDHC_NUM 2
|
|
|
|
#define CFG_SYS_FSL_ESDHC_ADDR 0
|
2022-05-21 14:56:26 +00:00
|
|
|
|
2024-01-13 17:58:30 +00:00
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
2022-05-21 14:56:26 +00:00
|
|
|
"altbootcmd=run bootcmd ; reset\0" \
|
|
|
|
"bootlimit=3\0" \
|
|
|
|
"dfu_alt_info=" \
|
|
|
|
/* RAM block at DRAM offset 256..768 MiB */ \
|
|
|
|
"ram ram0=ram ram 0x50000000 0x20000000&" \
|
|
|
|
/* 16 MiB SPI NOR */ \
|
|
|
|
"mtd nor0=sf raw 0x0 0x1000000\0" \
|
|
|
|
"dh_update_env=" \
|
|
|
|
"setenv dh_update_env true ; saveenv ; saveenv\0" \
|
|
|
|
"dh_update_sf_gen_fcfb=" \
|
|
|
|
"setexpr sfaddr ${loadaddr} - 0x1000 ; " \
|
|
|
|
"base ${sfaddr} ; " \
|
|
|
|
"mw 0 0 0x400 ; " \
|
|
|
|
"mw 0x400 0x42464346 ; " \
|
|
|
|
"mw 0x404 0x56010000 ; " \
|
|
|
|
"mw 0x40c 00030300 ; " \
|
|
|
|
"mw 0x444 0x00020101 ; " \
|
|
|
|
"mw 0x450 0x10000000 ; " \
|
|
|
|
"mw 0x480 0x0818040b ; " \
|
|
|
|
"mw 0x484 0x24043008 ; " \
|
|
|
|
"mw 0x5c0 0x100 ; " \
|
|
|
|
"mw 0x5c4 0x10000 ; " \
|
|
|
|
"base 0\0" \
|
|
|
|
"dh_update_sf_write_data=" \
|
|
|
|
"setexpr sfaddr ${loadaddr} - 0x1000 ; " \
|
|
|
|
"setexpr filesize ${filesize} + 0x1000 ; " \
|
|
|
|
"sf probe && sf update ${sfaddr} 0 ${filesize}\0" \
|
|
|
|
"dh_update_sd_to_sf=" \
|
|
|
|
"load mmc 0:1 ${loadaddr} boot/flash.bin && " \
|
|
|
|
"run dh_update_sf_gen_fcfb dh_update_sf_write_data\0" \
|
|
|
|
"dh_update_emmc_to_sf=" \
|
|
|
|
"load mmc 1:1 ${loadaddr} boot/flash.bin && " \
|
|
|
|
"run dh_update_sf_gen_fcfb dh_update_sf_write_data\0" \
|
2024-01-13 17:58:30 +00:00
|
|
|
"kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
|
|
"pxefile_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
|
|
"ramdisk_addr_r=0x58000000\0" \
|
|
|
|
"scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
|
|
|
|
"stdin=serial\0" \
|
|
|
|
"stdout=serial\0" \
|
|
|
|
"stderr=serial\0" \
|
|
|
|
/* Give slow devices beyond USB HUB chance to come up. */ \
|
|
|
|
"usb_pgood_delay=2000\0" \
|
2022-05-21 14:56:26 +00:00
|
|
|
BOOTENV
|
|
|
|
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
|
|
func(MMC, mmc, 0) \
|
|
|
|
func(MMC, mmc, 1) \
|
|
|
|
func(USB, usb, 0) \
|
|
|
|
func(DHCP, dhcp, na)
|
|
|
|
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
|
|
|
|
#endif
|