Mirrors/m1n1
2
0
Fork 0
mirror of https://github.com/AsahiLinux/m1n1 synced 2024-12-21 03:03:05 +00:00
Code Issues Projects Releases Packages Wiki Activity
2258 commits 13 branches 49 tags 9 MiB
Commit graph

2258 commits

This branch
This branch
All branches
Author SHA1 Message Date
Hector Martin
3283987ba9 proxy.py: Fix spurious garbage printed to TTY 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-16 00:04:33 +09:00
Hector Martin
28ab4e1611 hv_vm: Handle load/store instructions with update 
These don't get instruction syndromes, so we need to stop relying on
that to determine the access size.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 23:57:48 +09:00
Hector Martin
afc088840d hv: Add Python-side MMIO emulation hooks 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 23:57:48 +09:00
Hector Martin
323b02ce1d hv: Implement basic MMIO tracing to Python 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 23:57:48 +09:00
Hector Martin
a1f6b2502a usb_dwc3: Send a ZLP after multiple-of-512 transfers 
This fixes the stalling issue with readmem() of a multiple of 512 bytes.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 21:47:22 +09:00
Hector Martin
57708b529f usb_dwc3: Change xfer_in_progress to a bool 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 21:47:22 +09:00
Hector Martin
58489bf72c iodev, usb: Add flush() call to flush buffers to the host 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 21:47:22 +09:00
Hector Martin
67c7043b9a utils: In EL1, instead of rebooting, break into HV 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 20:42:50 +09:00
Hector Martin
03b70eed94 hv_vm: Move dprintf macro to utils.h, add more debugging 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 20:38:32 +09:00
Hector Martin
3de3b54b7e hv_asm: Restore all registers on return to guest 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 20:36:39 +09:00
Janne Grunau
a742f05532 usb/hv: add second CDC ACM interface for virtualized UART 
Signed-off-by: Janne Grunau <j@jannau.net>
 2021-05-15 19:47:08 +09:00
Sven Peter
4a893dc57a apple_regs: document more SPRR regs 
Signed-off-by: Sven Peter <sven@svenpeter.dev>
 2021-05-15 16:38:45 +09:00
Sven Peter
d324e368b8 apple_regs.json: fix EL3 typo 
Signed-off-by: Sven Peter <sven@svenpeter.dev>
 2021-05-15 16:38:45 +09:00
Hector Martin
87ae3a91fd hv.py: Nuke all the PCIe/TB nodes for the hypervisor Type C port 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 01:39:54 +09:00
Hector Martin
5d3f154d0f hv_vm: Correctly split software mapped L2 blocks 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 01:28:44 +09:00
Hector Martin
bf34611bf4 hv_vm: Add out-of-bounds IPA check 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 01:15:17 +09:00
Hector Martin
e919b63a02 hv_vm: Add register-offset LDR/STR emulation, fix bugs 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-15 00:43:39 +09:00
Hector Martin
1a5ba2c67e hv_vm: Fix bad asserts 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-14 21:49:11 +09:00
Hector Martin
e9aa876d12 Add missing xnutools.py 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 22:46:07 +09:00
Hector Martin
11fb2a403b adt.py: Unbork reg parsing, fix some stuff 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 22:44:50 +09:00
Hector Martin
7358e79d74 hv.py: Support pointer auth correctly 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 21:28:52 +09:00
Hector Martin
248011f7a1 apple_regs.json: Correct VM pauth registers 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 21:28:31 +09:00
Hector Martin
920ff59483 exception: Unbork EL1 stack 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 21:14:58 +09:00
Hector Martin
11ef3bb461 proxyutils.py: Allow mrs/msr to pass region (for EL1 etc) 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 20:10:51 +09:00
Hector Martin
757213b7a9 apple_regs.json: Add some EL1 registers for AP 
Still not sure how to enable APSTS_EL12...

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 20:10:34 +09:00
Hector Martin
98839afab0 proxyutils.py: Use keyword-only arguments for msr/msr/inst 
So I stop writing mrs(sysreg, value)...

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 19:02:57 +09:00
Hector Martin
aebda5213a hv.py: Now gets pretty far into XNU boot 
Next up: mmiotrace

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 19:02:35 +09:00
Hector Martin
9efa91bf87 gxf: Do not disable the MMU around GXF calls 
We are now SPRR compatible.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 18:31:27 +09:00
Hector Martin
b9ed00c6f3 memory: Initialize SPRR permissions 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 18:16:56 +09:00
Hector Martin
495732ef6a proxyutils.py: Fix returning from ad-hoc code 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 18:16:13 +09:00
Hector Martin
7fb35a8533 proxyutils.py: Call ad-hoc code in RX EL1 region 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 18:15:35 +09:00
Hector Martin
8af8dadee1 memory: Support L3 mappings, map m1n1 code as RX. 
This replaces the old pagetable code with an adapted version of what
hv_vm.c does, which can handle block and page mappings more
intelligently.

Then, map the m1n1 code section as RX. This allows us to work in modes
where W^X is enforced.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 18:14:31 +09:00
Hector Martin
3e1ea2d503 memory: Add separate mappings for EL0 data access 
This unborks stack and constant pool accesses from el0_call.

Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 17:36:02 +09:00
Hector Martin
7685800b45 heapblock: Assert if not initialized 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 17:33:57 +09:00
Hector Martin
9ffab4ac98 hv_vm.c: Remove stray ; 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-13 17:33:48 +09:00
Hector Martin
4a918346a8 shell.py: Add only callables to locals, but also sysregs 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:21:39 +09:00
Hector Martin
4d75ff90ff proxyutils.py: Support Apple impdef MSR trap decoding 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:21:09 +09:00
Hector Martin
f56318abc9 hacr_trap_bits.py: Look at ARM standard-but-not regs too 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:20:51 +09:00
Hector Martin
857d518950 apple_regs.json: Reformat and add many more registers 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:20:26 +09:00
Hector Martin
9268f83f9f sysreg.py: Define bitfields for more Apple regs 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:20:06 +09:00
Hector Martin
5bea278509 sysreg.py: Add sysreg_name() helper 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:19:50 +09:00
Hector Martin
a519af2ca8 proxyutils.py: Add support for symbolizing addresses 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:19:19 +09:00
Hector Martin
90872f460e macho.py: Support loading and importing symbol files 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:18:12 +09:00
Hector Martin
db9acba268 utils.py: Register: Initialize to 0 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:17:38 +09:00
Hector Martin
51bafa3c3f proxyutils.py: Fix silent arg for mrs/msr 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:17:09 +09:00
Hector Martin
ec5388d6b5 chainload.py: Support SMP when loading XNU 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:16:33 +09:00
Hector Martin
4e545d0513 adt.py: Improve parsing of reg/ranges & add resolver 
Signed-off-by: Hector Martin <marcan@marcan.st>
 2021-05-12 21:16:15 +09:00
Sven Peter
e58c264a07 gxf: add SPRR/GXF proxyclient experiments 
Signed-off-by: Sven Peter <sven@svenpeter.dev>
 2021-05-11 15:48:40 +09:00
Sven Peter
34123e33d8 proxyutils: added GuardedHeap 
Signed-off-by: Sven Peter <sven@svenpeter.dev>
 2021-05-11 15:48:40 +09:00
Sven Peter
1c604a77c5 gxf: add support for guarded exception levels 
Signed-off-by: Sven Peter <sven@svenpeter.dev>
 2021-05-11 15:48:40 +09:00