mirror of
https://github.com/AsahiLinux/m1n1
synced 2024-11-30 10:10:17 +00:00
m1n1.hw.dart: Fix dirty cache clobbering on iomap_at()
Fixes: #102 Signed-off-by: Hector Martin <marcan@marcan.st>
This commit is contained in:
parent
b7ad368158
commit
eec6bbdeaf
1 changed files with 0 additions and 3 deletions
|
@ -150,9 +150,6 @@ class DART(Reloadable):
|
||||||
cached, l1 = self.get_pt(ttbr.ADDR << 12)
|
cached, l1 = self.get_pt(ttbr.ADDR << 12)
|
||||||
l1idx = (page >> self.L1_OFF) & self.IDX_MASK
|
l1idx = (page >> self.L1_OFF) & self.IDX_MASK
|
||||||
l1pte = PTE(l1[l1idx])
|
l1pte = PTE(l1[l1idx])
|
||||||
if not l1pte.VALID and cached:
|
|
||||||
cached, l1 = self.get_pt(ttbr.ADDR << 12, uncached=True)
|
|
||||||
l1pte = PTE(l1[l1idx])
|
|
||||||
if not l1pte.VALID:
|
if not l1pte.VALID:
|
||||||
l2addr = self.u.memalign(self.PAGE_SIZE, self.PAGE_SIZE)
|
l2addr = self.u.memalign(self.PAGE_SIZE, self.PAGE_SIZE)
|
||||||
self.pt_cache[l2addr] = [0] * self.Lx_SIZE
|
self.pt_cache[l2addr] = [0] * self.Lx_SIZE
|
||||||
|
|
Loading…
Reference in a new issue