Mirrors/m1n1
2
0
Fork 0
mirror of https://github.com/AsahiLinux/m1n1 synced 2024-11-10 09:44:13 +00:00
Code Issues Projects Releases Packages Wiki Activity

src/hv_vm: Fix some instruction emulations

Browse source 
Signed-off-by: Asahi Lina <lina@asahilina.net>
This commit is contained in:
Asahi Lina 2023-08-17 19:45:31 +09:00
parent 37ad9f7df6
commit 925fe72b0b
1 changed files with 12 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
src/hv_vm.c
View file

@ -515,7 +515,7 @@ static bool emulate_load(struct exc_info *ctx, u32 insn, u64 *val, u64 *width, u
{
u64 Rt = insn & 0x1f;
u64 Rn = (insn >> 5) & 0x1f;
u64 imm12 = EXT((insn >> 10) & 0xfff, 12);
u64 uimm12 = (insn >> 10) & 0xfff;
u64 imm9 = EXT((insn >> 12) & 0x1ff, 9);
u64 imm7 = EXT((insn >> 15) & 0x7f, 7);
u64 *regs = ctx->regs;
@ -610,16 +610,24 @@ static bool emulate_load(struct exc_info *ctx, u32 insn, u64 *val, u64 *width, u
put_simd_state(simd);
} else if ((insn & 0x3fc00000) == 0x3d400000) {
// LDR (immediate, SIMD&FP) Unsigned offset
*vaddr = regs[Rn] + (imm12 << *width);
*vaddr = regs[Rn] + (uimm12 << *width);
DECODE_OK;
get_simd_state(simd);
simd[Rt].d[0] = val[0];
simd[Rt].d[1] = 0;
put_simd_state(simd);
} else if ((insn & 0x3fe00c00) == 0x3c400000) {
// LDURx (unscaled, SIMD&FP)
*vaddr = regs[Rn] + imm9;
DECODE_OK;
get_simd_state(simd);
simd[Rt].d[0] = val[0];
simd[Rt].d[1] = val[1];
put_simd_state(simd);
} else if ((insn & 0xffc00000) == 0x3dc00000) {
// LDR (immediate, SIMD&FP) Unsigned offset, 128-bit
*width = 4;
*vaddr = regs[Rn] + (imm12 << *width);
*vaddr = regs[Rn] + (uimm12 << *width);
DECODE_OK;
get_simd_state(simd);
simd[Rt].d[0] = val[0];
@ -628,7 +636,7 @@ static bool emulate_load(struct exc_info *ctx, u32 insn, u64 *val, u64 *width, u
} else if ((insn & 0xffe00c00) == 0x3cc00000) {
// LDURx (unscaled, SIMD&FP, 128-bit)
*width = 4;
*vaddr = regs[Rn] + (imm9 << *width);
*vaddr = regs[Rn] + imm9;
DECODE_OK;
get_simd_state(simd);
simd[Rt].d[0] = val[0];