Mirrors/m1n1
2
0
Fork 0
mirror of https://github.com/AsahiLinux/m1n1 synced 2024-11-26 08:20:18 +00:00
Code Issues Projects Releases Packages Wiki Activity

proxyutils.py: Support Apple impdef MSR trap decoding

Browse source 
Signed-off-by: Hector Martin <marcan@marcan.st>
This commit is contained in:
Hector Martin 2021-05-12 21:21:09 +09:00
parent f56318abc9
commit 4d75ff90ff
1 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
proxyclient/proxyutils.py
View file

@ -149,10 +149,13 @@ class ProxyUtils(object):
self.disassemble_at(ctx.elr_phys - 4 * 4, 9 * 4, ctx.elr_phys) self.disassemble_at(ctx.elr_phys - 4 * 4, 9 * 4, ctx.elr_phys)
if code == EXC.SYNC: if code == EXC.SYNC:
if ctx.esr.EC == ESR_EC.MSR: if ctx.esr.EC == ESR_EC.MSR or ctx.esr.EC == ESR_EC.IMPDEF and ctx.esr.ISS == 0x20:
print() print()
print(" == MRS/MSR fault decoding ==") print(" == MRS/MSR fault decoding ==")
iss = ESR_ISS_MSR(ctx.esr.ISS) if ctx.esr.EC == ESR_EC.MSR:
iss = ESR_ISS_MSR(ctx.esr.ISS)
else:
iss = ESR_ISS_MSR(self.mrs(AFSR1_EL2))
enc = iss.Op0, iss.Op1, iss.CRn, iss.CRm, iss.Op2 enc = iss.Op0, iss.Op1, iss.CRn, iss.CRm, iss.Op2
if enc in sysreg_rev: if enc in sysreg_rev:
name = sysreg_rev[enc] name = sysreg_rev[enc]