mirror of
https://github.com/AsahiLinux/m1n1
synced 2024-12-23 20:13:06 +00:00
experiments/dcp_iboot_m2pro.py: generalize dp phy regs
Signed-off-by: Janne Grunau <j@jannau.net>
This commit is contained in:
Janne Grunau
Hector Martin
parent
31a43c4b40
commit
1d4688a767
1 changed files with 221 additions and 220 deletions
|
|
@ -26,410 +26,411 @@ smcep = smc.epmap[0x20]
|
|||
|
||||
def init_phy(stage, arg):
|
||||
print(f"init_phy({stage}, {arg})")
|
||||
phy_regs = [0x3_9c04_0000, 0x3_9c00_0000]
|
||||
if stage == 0x00:
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000010 (lpdptx-phy0[1], offset 0x10) = 0x0
|
||||
p.read32(0x39c000000 + 0x10)
|
||||
p.read32(self.phy_regs[1] + 0x10)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000010 (lpdptx-phy0[1], offset 0x10) = 0x0
|
||||
p.write32(0x39c000000 + 0x10, 0x0)
|
||||
p.write32(self.phy_regs[1] + 0x10, 0x0)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.read32(0x39c000000 + 0x48)
|
||||
p.read32(self.phy_regs[1] + 0x48)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c000048 (lpdptx-phy0[1], offset 0x48) = 0x333
|
||||
p.write32(0x39c000000 + 0x48, 0x333)
|
||||
p.write32(self.phy_regs[1] + 0x48, 0x333)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042014 (lpdptx-phy0[0], offset 0x2014) = 0x300a0c
|
||||
p.read32(0x39c040000 + 0x2014)
|
||||
p.read32(self.phy_regs[0] + 0x2014)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042014 (lpdptx-phy0[0], offset 0x2014) = 0x300a0c
|
||||
p.write32(0x39c040000 + 0x2014, 0x300a0c)
|
||||
p.write32(self.phy_regs[0] + 0x2014, 0x300a0c)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x654800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x654800)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042220 (lpdptx-phy0[0], offset 0x2220) = 0x11090a0
|
||||
p.read32(0x39c040000 + 0x2220)
|
||||
p.read32(self.phy_regs[0] + 0x2220)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042220 (lpdptx-phy0[0], offset 0x2220) = 0x11090a0
|
||||
p.write32(0x39c040000 + 0x2220, 0x11090a0)
|
||||
p.write32(self.phy_regs[0] + 0x2220, 0x11090a0)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c04222c (lpdptx-phy0[0], offset 0x222c) = 0x103903
|
||||
p.read32(0x39c040000 + 0x222c)
|
||||
p.read32(self.phy_regs[0] + 0x222c)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c04222c (lpdptx-phy0[0], offset 0x222c) = 0x103903
|
||||
p.write32(0x39c040000 + 0x222c, 0x103903)
|
||||
p.write32(self.phy_regs[0] + 0x222c, 0x103903)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c04222c (lpdptx-phy0[0], offset 0x222c) = 0x103903
|
||||
p.read32(0x39c040000 + 0x222c)
|
||||
p.read32(self.phy_regs[0] + 0x222c)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c04222c (lpdptx-phy0[0], offset 0x222c) = 0x103903
|
||||
p.write32(0x39c040000 + 0x222c, 0x103903)
|
||||
p.write32(self.phy_regs[0] + 0x222c, 0x103903)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042230 (lpdptx-phy0[0], offset 0x2230) = 0x2208804
|
||||
p.read32(0x39c040000 + 0x2230)
|
||||
p.read32(self.phy_regs[0] + 0x2230)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042230 (lpdptx-phy0[0], offset 0x2230) = 0x2208804
|
||||
p.write32(0x39c040000 + 0x2230, 0x2208804)
|
||||
p.write32(self.phy_regs[0] + 0x2230, 0x2208804)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042278 (lpdptx-phy0[0], offset 0x2278) = 0x10300811
|
||||
p.read32(0x39c040000 + 0x2278)
|
||||
p.read32(self.phy_regs[0] + 0x2278)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042278 (lpdptx-phy0[0], offset 0x2278) = 0x10300811
|
||||
p.write32(0x39c040000 + 0x2278, 0x10300811)
|
||||
p.write32(self.phy_regs[0] + 0x2278, 0x10300811)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c0422a4 (lpdptx-phy0[0], offset 0x22a4) = 0x1044201
|
||||
p.read32(0x39c040000 + 0x22a4)
|
||||
p.read32(self.phy_regs[0] + 0x22a4)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c0422a4 (lpdptx-phy0[0], offset 0x22a4) = 0x1044201
|
||||
p.write32(0x39c040000 + 0x22a4, 0x1044201)
|
||||
p.write32(self.phy_regs[0] + 0x22a4, 0x1044201)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044008 (lpdptx-phy0[0], offset 0x4008) = 0x30010
|
||||
p.read32(0x39c040000 + 0x4008)
|
||||
p.read32(self.phy_regs[0] + 0x4008)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044008 (lpdptx-phy0[0], offset 0x4008) = 0x30010
|
||||
p.write32(0x39c040000 + 0x4008, 0x30010)
|
||||
p.write32(self.phy_regs[0] + 0x4008, 0x30010)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044008 (lpdptx-phy0[0], offset 0x4008) = 0x30010
|
||||
p.read32(0x39c040000 + 0x4008)
|
||||
p.read32(self.phy_regs[0] + 0x4008)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044008 (lpdptx-phy0[0], offset 0x4008) = 0x30010
|
||||
p.write32(0x39c040000 + 0x4008, 0x30010)
|
||||
p.write32(self.phy_regs[0] + 0x4008, 0x30010)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c04420c (lpdptx-phy0[0], offset 0x420c) = 0x38c3
|
||||
p.read32(0x39c040000 + 0x420c)
|
||||
p.read32(self.phy_regs[0] + 0x420c)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c04420c (lpdptx-phy0[0], offset 0x420c) = 0x38c3
|
||||
p.write32(0x39c040000 + 0x420c, 0x38c3)
|
||||
p.write32(self.phy_regs[0] + 0x420c, 0x38c3)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000041
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000041
|
||||
p.write32(0x39c040000 + 0x4600, 0x8000041)
|
||||
p.write32(self.phy_regs[0] + 0x4600, 0x8000041)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c045040 (lpdptx-phy0[0], offset 0x5040) = 0xa1780
|
||||
p.read32(0x39c040000 + 0x5040)
|
||||
p.read32(self.phy_regs[0] + 0x5040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c045040 (lpdptx-phy0[0], offset 0x5040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x5040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x5040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c046040 (lpdptx-phy0[0], offset 0x6040) = 0xa1780
|
||||
p.read32(0x39c040000 + 0x6040)
|
||||
p.read32(self.phy_regs[0] + 0x6040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c046040 (lpdptx-phy0[0], offset 0x6040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x6040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x6040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c047040 (lpdptx-phy0[0], offset 0x7040) = 0xa1780
|
||||
p.read32(0x39c040000 + 0x7040)
|
||||
p.read32(self.phy_regs[0] + 0x7040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c047040 (lpdptx-phy0[0], offset 0x7040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x7040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x7040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c048040 (lpdptx-phy0[0], offset 0x8040) = 0xa1780
|
||||
p.read32(0x39c040000 + 0x8040)
|
||||
p.read32(self.phy_regs[0] + 0x8040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c048040 (lpdptx-phy0[0], offset 0x8040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x8040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x8040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c045040 (lpdptx-phy0[0], offset 0x5040) = 0x2a1780
|
||||
p.read32(0x39c040000 + 0x5040)
|
||||
p.read32(self.phy_regs[0] + 0x5040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c045040 (lpdptx-phy0[0], offset 0x5040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x5040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x5040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c046040 (lpdptx-phy0[0], offset 0x6040) = 0x2a1780
|
||||
p.read32(0x39c040000 + 0x6040)
|
||||
p.read32(self.phy_regs[0] + 0x6040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c046040 (lpdptx-phy0[0], offset 0x6040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x6040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x6040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c047040 (lpdptx-phy0[0], offset 0x7040) = 0x2a1780
|
||||
p.read32(0x39c040000 + 0x7040)
|
||||
p.read32(self.phy_regs[0] + 0x7040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c047040 (lpdptx-phy0[0], offset 0x7040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x7040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x7040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c048040 (lpdptx-phy0[0], offset 0x8040) = 0x2a1780
|
||||
p.read32(0x39c040000 + 0x8040)
|
||||
p.read32(self.phy_regs[0] + 0x8040)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c048040 (lpdptx-phy0[0], offset 0x8040) = 0x2a1780
|
||||
p.write32(0x39c040000 + 0x8040, 0x2a1780)
|
||||
p.write32(self.phy_regs[0] + 0x8040, 0x2a1780)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c045244 (lpdptx-phy0[0], offset 0x5244) = 0x8
|
||||
p.read32(0x39c040000 + 0x5244)
|
||||
p.read32(self.phy_regs[0] + 0x5244)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c045244 (lpdptx-phy0[0], offset 0x5244) = 0x8
|
||||
p.write32(0x39c040000 + 0x5244, 0x8)
|
||||
p.write32(self.phy_regs[0] + 0x5244, 0x8)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c046244 (lpdptx-phy0[0], offset 0x6244) = 0x8
|
||||
p.read32(0x39c040000 + 0x6244)
|
||||
p.read32(self.phy_regs[0] + 0x6244)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c046244 (lpdptx-phy0[0], offset 0x6244) = 0x8
|
||||
p.write32(0x39c040000 + 0x6244, 0x8)
|
||||
p.write32(self.phy_regs[0] + 0x6244, 0x8)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c047244 (lpdptx-phy0[0], offset 0x7244) = 0x8
|
||||
p.read32(0x39c040000 + 0x7244)
|
||||
p.read32(self.phy_regs[0] + 0x7244)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c047244 (lpdptx-phy0[0], offset 0x7244) = 0x8
|
||||
p.write32(0x39c040000 + 0x7244, 0x8)
|
||||
p.write32(self.phy_regs[0] + 0x7244, 0x8)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c048244 (lpdptx-phy0[0], offset 0x8244) = 0x8
|
||||
p.read32(0x39c040000 + 0x8244)
|
||||
p.read32(self.phy_regs[0] + 0x8244)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c048244 (lpdptx-phy0[0], offset 0x8244) = 0x8
|
||||
p.write32(0x39c040000 + 0x8244, 0x8)
|
||||
p.write32(self.phy_regs[0] + 0x8244, 0x8)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042214 (lpdptx-phy0[0], offset 0x2214) = 0x1e1
|
||||
p.read32(0x39c040000 + 0x2214)
|
||||
p.read32(self.phy_regs[0] + 0x2214)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042214 (lpdptx-phy0[0], offset 0x2214) = 0x1e1
|
||||
p.write32(0x39c040000 + 0x2214, 0x1e1)
|
||||
p.write32(self.phy_regs[0] + 0x2214, 0x1e1)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042224 (lpdptx-phy0[0], offset 0x2224) = 0x20086000
|
||||
p.read32(0x39c040000 + 0x2224)
|
||||
p.read32(self.phy_regs[0] + 0x2224)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042224 (lpdptx-phy0[0], offset 0x2224) = 0x20086000
|
||||
p.write32(0x39c040000 + 0x2224, 0x20086000)
|
||||
p.write32(self.phy_regs[0] + 0x2224, 0x20086000)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2002
|
||||
p.read32(0x39c040000 + 0x2200)
|
||||
p.read32(self.phy_regs[0] + 0x2200)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2002
|
||||
p.write32(0x39c040000 + 0x2200, 0x2002)
|
||||
p.write32(self.phy_regs[0] + 0x2200, 0x2002)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c041000 (lpdptx-phy0[0], offset 0x1000) = 0xe0000001
|
||||
p.read32(0x39c040000 + 0x1000)
|
||||
p.read32(self.phy_regs[0] + 0x1000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c041000 (lpdptx-phy0[0], offset 0x1000) = 0xe0000001
|
||||
p.write32(0x39c040000 + 0x1000, 0xe0000001)
|
||||
p.write32(self.phy_regs[0] + 0x1000, 0xe0000001)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.read32(0x39c040000 + 0x4004)
|
||||
p.read32(self.phy_regs[0] + 0x4004)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.write32(0x39c040000 + 0x4004, 0x49)
|
||||
p.write32(self.phy_regs[0] + 0x4004, 0x49)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044404 (lpdptx-phy0[0], offset 0x4404) = 0x555d444
|
||||
p.read32(0x39c040000 + 0x4404)
|
||||
p.read32(self.phy_regs[0] + 0x4404)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044404 (lpdptx-phy0[0], offset 0x4404) = 0x555d444
|
||||
p.write32(0x39c040000 + 0x4404, 0x555d444)
|
||||
p.write32(self.phy_regs[0] + 0x4404, 0x555d444)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044404 (lpdptx-phy0[0], offset 0x4404) = 0x555d444
|
||||
p.read32(0x39c040000 + 0x4404)
|
||||
p.read32(self.phy_regs[0] + 0x4404)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044404 (lpdptx-phy0[0], offset 0x4404) = 0x555d444
|
||||
p.write32(0x39c040000 + 0x4404, 0x555d444)
|
||||
p.write32(self.phy_regs[0] + 0x4404, 0x555d444)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x41021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x41021ac)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x100
|
||||
p.read32(0x39c040000 + 0x5000)
|
||||
p.read32(self.phy_regs[0] + 0x5000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.write32(0x39c040000 + 0x5000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x5000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x100
|
||||
p.read32(0x39c040000 + 0x6000)
|
||||
p.read32(self.phy_regs[0] + 0x6000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.write32(0x39c040000 + 0x6000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x6000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x100
|
||||
p.read32(0x39c040000 + 0x7000)
|
||||
p.read32(self.phy_regs[0] + 0x7000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.write32(0x39c040000 + 0x7000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x7000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x100
|
||||
p.read32(0x39c040000 + 0x8000)
|
||||
p.read32(self.phy_regs[0] + 0x8000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.write32(0x39c040000 + 0x8000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x8000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.read32(0x39c040000 + 0x5000)
|
||||
p.read32(self.phy_regs[0] + 0x5000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.write32(0x39c040000 + 0x5000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x5000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.read32(0x39c040000 + 0x6000)
|
||||
p.read32(self.phy_regs[0] + 0x6000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.write32(0x39c040000 + 0x6000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x6000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.read32(0x39c040000 + 0x7000)
|
||||
p.read32(self.phy_regs[0] + 0x7000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.write32(0x39c040000 + 0x7000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x7000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.read32(0x39c040000 + 0x8000)
|
||||
p.read32(self.phy_regs[0] + 0x8000)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.write32(0x39c040000 + 0x8000, 0x300)
|
||||
p.write32(self.phy_regs[0] + 0x8000, 0x300)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044200 (lpdptx-phy0[0], offset 0x4200) = 0x4002420
|
||||
p.read32(0x39c040000 + 0x4200)
|
||||
p.read32(self.phy_regs[0] + 0x4200)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044200 (lpdptx-phy0[0], offset 0x4200) = 0x4002420
|
||||
p.write32(0x39c040000 + 0x4200, 0x4002420)
|
||||
p.write32(self.phy_regs[0] + 0x4200, 0x4002420)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000041
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000040
|
||||
p.write32(0x39c040000 + 0x4600, 0x8000040)
|
||||
p.write32(self.phy_regs[0] + 0x4600, 0x8000040)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000000
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000001
|
||||
p.write32(0x39c040000 + 0x4600, 0x8000001)
|
||||
p.write32(self.phy_regs[0] + 0x4600, 0x8000001)
|
||||
# [cpu0] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000001
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu0] [0xfffffe0014c9678c] MMIO: W.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000003
|
||||
p.write32(0x39c040000 + 0x4600, 0x8000003)
|
||||
p.write32(self.phy_regs[0] + 0x4600, 0x8000003)
|
||||
# [cpu2] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000043
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu2] [0xfffffe0014c965b0] MMIO: R.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000043
|
||||
p.read32(0x39c040000 + 0x4600)
|
||||
p.read32(self.phy_regs[0] + 0x4600)
|
||||
# [cpu2] [0xfffffe0014c9678c] MMIO: W.4 0x39c044600 (lpdptx-phy0[0], offset 0x4600) = 0x8000041
|
||||
p.write32(0x39c040000 + 0x4600, 0x8000041)
|
||||
p.write32(self.phy_regs[0] + 0x4600, 0x8000041)
|
||||
# [cpu2] [0xfffffe0014c965b0] MMIO: R.4 0x39c044408 (lpdptx-phy0[0], offset 0x4408) = 0x483
|
||||
p.read32(0x39c040000 + 0x4408)
|
||||
p.read32(self.phy_regs[0] + 0x4408)
|
||||
# [cpu2] [0xfffffe0014c9678c] MMIO: W.4 0x39c044408 (lpdptx-phy0[0], offset 0x4408) = 0x483
|
||||
p.write32(0x39c040000 + 0x4408, 0x483)
|
||||
p.write32(self.phy_regs[0] + 0x4408, 0x483)
|
||||
# [cpu2] [0xfffffe0014c965b0] MMIO: R.4 0x39c044408 (lpdptx-phy0[0], offset 0x4408) = 0x483
|
||||
p.read32(0x39c040000 + 0x4408)
|
||||
p.read32(self.phy_regs[0] + 0x4408)
|
||||
# [cpu2] [0xfffffe0014c9678c] MMIO: W.4 0x39c044408 (lpdptx-phy0[0], offset 0x4408) = 0x483
|
||||
p.write32(0x39c040000 + 0x4408, 0x483)
|
||||
p.write32(self.phy_regs[0] + 0x4408, 0x483)
|
||||
elif stage == 0x09:
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.write32(0x39c040000 + 0x4004, 0x49)
|
||||
p.write32(self.phy_regs[0] + 0x4004, 0x49)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x41021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x41021ac)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.read32(0x39c040000 + 0x4004)
|
||||
p.read32(self.phy_regs[0] + 0x4004)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x41
|
||||
p.write32(0x39c040000 + 0x4004, 0x41)
|
||||
p.write32(self.phy_regs[0] + 0x4004, 0x41)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x41021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x41021ac)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x41021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x41021ac)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2002
|
||||
p.read32(0x39c040000 + 0x2200)
|
||||
p.read32(self.phy_regs[0] + 0x2200)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2002
|
||||
p.read32(0x39c040000 + 0x2200)
|
||||
p.read32(self.phy_regs[0] + 0x2200)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2000
|
||||
p.write32(0x39c040000 + 0x2200, 0x2000)
|
||||
p.write32(self.phy_regs[0] + 0x2200, 0x2000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf000
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf000
|
||||
p.write32(0x39c040000 + 0x100c, 0xf000)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf000
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf008
|
||||
p.write32(0x39c040000 + 0x100c, 0xf008)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf008)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c041014 (lpdptx-phy0[0], offset 0x1014) = 0x1
|
||||
p.read32(0x39c040000 + 0x1014)
|
||||
p.read32(self.phy_regs[0] + 0x1014)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf008
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf000
|
||||
p.write32(0x39c040000 + 0x100c, 0xf000)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c041008 (lpdptx-phy0[0], offset 0x1008) = 0x1
|
||||
p.read32(0x39c040000 + 0x1008)
|
||||
p.read32(self.phy_regs[0] + 0x1008)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042220 (lpdptx-phy0[0], offset 0x2220) = 0x11090a0
|
||||
p.read32(0x39c040000 + 0x2220)
|
||||
p.read32(self.phy_regs[0] + 0x2220)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c042220 (lpdptx-phy0[0], offset 0x2220) = 0x1109020
|
||||
p.write32(0x39c040000 + 0x2220, 0x1109020)
|
||||
p.write32(self.phy_regs[0] + 0x2220, 0x1109020)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b0 (lpdptx-phy0[0], offset 0x20b0) = 0x1e0e01c2
|
||||
p.read32(0x39c040000 + 0x20b0)
|
||||
p.read32(self.phy_regs[0] + 0x20b0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b0 (lpdptx-phy0[0], offset 0x20b0) = 0x1e0e02a3
|
||||
p.write32(0x39c040000 + 0x20b0, 0x1e0e02a3)
|
||||
p.write32(self.phy_regs[0] + 0x20b0, 0x1e0e02a3)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b4 (lpdptx-phy0[0], offset 0x20b4) = 0x7fffffe
|
||||
p.read32(0x39c040000 + 0x20b4)
|
||||
p.read32(self.phy_regs[0] + 0x20b4)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b4 (lpdptx-phy0[0], offset 0x20b4) = 0xbff7ffe
|
||||
p.write32(0x39c040000 + 0x20b4, 0xbff7ffe)
|
||||
p.write32(self.phy_regs[0] + 0x20b4, 0xbff7ffe)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b4 (lpdptx-phy0[0], offset 0x20b4) = 0xbff7ffe
|
||||
p.read32(0x39c040000 + 0x20b4)
|
||||
p.read32(self.phy_regs[0] + 0x20b4)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b4 (lpdptx-phy0[0], offset 0x20b4) = 0xbff7ffc
|
||||
p.write32(0x39c040000 + 0x20b4, 0xbff7ffc)
|
||||
p.write32(self.phy_regs[0] + 0x20b4, 0xbff7ffc)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x654800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x654800)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x654800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x654800)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x654800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x664800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x664800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x664800)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x664800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x464800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x464800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x464800)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x464800
|
||||
p.read32(0x39c040000 + 0x20b8)
|
||||
p.read32(self.phy_regs[0] + 0x20b8)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0420b8 (lpdptx-phy0[0], offset 0x20b8) = 0x464800
|
||||
p.write32(0x39c040000 + 0x20b8, 0x464800)
|
||||
p.write32(self.phy_regs[0] + 0x20b8, 0x464800)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x0
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8
|
||||
p.write32(0x39c000000 + 0xa0, 0x8)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0x8)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.write32(0x39c000000 + 0xa0, 0xc)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0xc)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x4000c
|
||||
p.write32(0x39c000000 + 0xa0, 0x4000c)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0x4000c)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x4000c
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.write32(0x39c000000 + 0xa0, 0xc)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0xc)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8000c
|
||||
p.write32(0x39c000000 + 0xa0, 0x8000c)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0x8000c)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8000c
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.write32(0x39c000000 + 0xa0, 0xc)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0xc)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0xc
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8
|
||||
p.write32(0x39c000000 + 0xa0, 0x8)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0x8)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x8
|
||||
p.read32(0x39c000000 + 0xa0)
|
||||
p.read32(self.phy_regs[1] + 0xa0)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c0000a0 (lpdptx-phy0[1], offset 0xa0) = 0x0
|
||||
p.write32(0x39c000000 + 0xa0, 0x0)
|
||||
p.write32(self.phy_regs[1] + 0xa0, 0x0)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042000 (lpdptx-phy0[0], offset 0x2000) = 0x2
|
||||
p.read32(0x39c040000 + 0x2000)
|
||||
p.read32(self.phy_regs[0] + 0x2000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c042000 (lpdptx-phy0[0], offset 0x2000) = 0x2
|
||||
p.write32(0x39c040000 + 0x2000, 0x2)
|
||||
p.write32(self.phy_regs[0] + 0x2000, 0x2)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042018 (lpdptx-phy0[0], offset 0x2018) = 0x0
|
||||
p.read32(0x39c040000 + 0x2018)
|
||||
p.read32(self.phy_regs[0] + 0x2018)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c042018 (lpdptx-phy0[0], offset 0x2018) = 0x0
|
||||
p.write32(0x39c040000 + 0x2018, 0x0)
|
||||
p.write32(self.phy_regs[0] + 0x2018, 0x0)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf000
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf007
|
||||
p.write32(0x39c040000 + 0x100c, 0xf007)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf007)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf007
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf00f
|
||||
p.write32(0x39c040000 + 0x100c, 0xf00f)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf00f)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c041014 (lpdptx-phy0[0], offset 0x1014) = 0x38f
|
||||
p.read32(0x39c040000 + 0x1014)
|
||||
p.read32(self.phy_regs[0] + 0x1014)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf00f
|
||||
p.read32(0x39c040000 + 0x100c)
|
||||
p.read32(self.phy_regs[0] + 0x100c)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c04100c (lpdptx-phy0[0], offset 0x100c) = 0xf007
|
||||
p.write32(0x39c040000 + 0x100c, 0xf007)
|
||||
p.write32(self.phy_regs[0] + 0x100c, 0xf007)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c041008 (lpdptx-phy0[0], offset 0x1008) = 0x9
|
||||
p.read32(0x39c040000 + 0x1008)
|
||||
p.read32(self.phy_regs[0] + 0x1008)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2000
|
||||
p.read32(0x39c040000 + 0x2200)
|
||||
p.read32(self.phy_regs[0] + 0x2200)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c042200 (lpdptx-phy0[0], offset 0x2200) = 0x2002
|
||||
p.write32(0x39c040000 + 0x2200, 0x2002)
|
||||
p.write32(self.phy_regs[0] + 0x2200, 0x2002)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c045010 (lpdptx-phy0[0], offset 0x5010) = 0x18003000
|
||||
p.read32(0x39c040000 + 0x5010)
|
||||
p.read32(self.phy_regs[0] + 0x5010)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c045010 (lpdptx-phy0[0], offset 0x5010) = 0x18003000
|
||||
p.write32(0x39c040000 + 0x5010, 0x18003000)
|
||||
p.write32(self.phy_regs[0] + 0x5010, 0x18003000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c046010 (lpdptx-phy0[0], offset 0x6010) = 0x18003000
|
||||
p.read32(0x39c040000 + 0x6010)
|
||||
p.read32(self.phy_regs[0] + 0x6010)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c046010 (lpdptx-phy0[0], offset 0x6010) = 0x18003000
|
||||
p.write32(0x39c040000 + 0x6010, 0x18003000)
|
||||
p.write32(self.phy_regs[0] + 0x6010, 0x18003000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c047010 (lpdptx-phy0[0], offset 0x7010) = 0x18003000
|
||||
p.read32(0x39c040000 + 0x7010)
|
||||
p.read32(self.phy_regs[0] + 0x7010)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c047010 (lpdptx-phy0[0], offset 0x7010) = 0x18003000
|
||||
p.write32(0x39c040000 + 0x7010, 0x18003000)
|
||||
p.write32(self.phy_regs[0] + 0x7010, 0x18003000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c048010 (lpdptx-phy0[0], offset 0x8010) = 0x18003000
|
||||
p.read32(0x39c040000 + 0x8010)
|
||||
p.read32(self.phy_regs[0] + 0x8010)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c048010 (lpdptx-phy0[0], offset 0x8010) = 0x18003000
|
||||
p.write32(0x39c040000 + 0x8010, 0x18003000)
|
||||
p.write32(self.phy_regs[0] + 0x8010, 0x18003000)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x51021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x51021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x51021ac)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x51021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x71021ac
|
||||
p.write32(0x39c040000 + 0x4000, 0x71021ac)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x71021ac)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x41
|
||||
p.read32(0x39c040000 + 0x4004)
|
||||
p.read32(self.phy_regs[0] + 0x4004)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.write32(0x39c040000 + 0x4004, 0x49)
|
||||
p.write32(self.phy_regs[0] + 0x4004, 0x49)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x71021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x71021ec
|
||||
p.write32(0x39c040000 + 0x4000, 0x71021ec)
|
||||
p.write32(self.phy_regs[0] + 0x4000, 0x71021ec)
|
||||
# [cpu1] [0xfffffe0014c965b0] MMIO: R.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x49
|
||||
p.read32(0x39c040000 + 0x4004)
|
||||
p.read32(self.phy_regs[0] + 0x4004)
|
||||
# [cpu1] [0xfffffe0014c9678c] MMIO: W.4 0x39c044004 (lpdptx-phy0[0], offset 0x4004) = 0x48
|
||||
p.write32(0x39c040000 + 0x4004, 0x48)
|
||||
p.write32(self.phy_regs[0] + 0x4004, 0x48)
|
||||
elif stage == 0x0c:
|
||||
if arg == 0:
|
||||
val1 = val2 = 0x300
|
||||
|
|
@ -438,47 +439,47 @@ def init_phy(stage, arg):
|
|||
val2 = 0
|
||||
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.read32(0x39c040000 + 0x4000)
|
||||
p.read32(self.phy_regs[0] + 0x4000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c044000 (lpdptx-phy0[0], offset 0x4000) = 0x41021ac
|
||||
p.clear32(0x39c040000 + 0x4000, 0x4000000)
|
||||
p.clear32(self.phy_regs[0] + 0x4000, 0x4000000)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.read32(0x39c040000 + 0x5000)
|
||||
p.read32(self.phy_regs[0] + 0x5000)
|
||||
# [cpu3] [DCPTracer@/arm-io/dcp0] [dcpep] >ACK CB.0 (0x42 (TYPE=0x2, LEN=0x0, OFF=0x0, CTX=0x0(CB), ACK=1))
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.write32(0x39c040000 + 0x5000, val1)
|
||||
p.write32(self.phy_regs[0] + 0x5000, val1)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.read32(0x39c040000 + 0x6000)
|
||||
p.read32(self.phy_regs[0] + 0x6000)
|
||||
# [cpu3] [DCPTracer@/arm-io/dcp0] [dcpep] 0x1c00000002 (TYPE=0x2, LEN=0x1c, OFF=0x0, CTX=0x0(CB), ACK=0)
|
||||
# [cpu3] [DCPTracer@/arm-io/dcp0] [dcpep] <CB.0 D300:void IOMFB::PropRelay::publish(IOMFB::RuntimeProperty, unsigned int) (0x1c00000002 (TYPE=0x2, LEN=0x1c, OFF=0x0, CTX=0x0(CB), ACK=0))
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.write32(0x39c040000 + 0x6000, val1)
|
||||
p.write32(self.phy_regs[0] + 0x6000, val1)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.read32(0x39c040000 + 0x7000)
|
||||
p.read32(self.phy_regs[0] + 0x7000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.write32(0x39c040000 + 0x7000, val1)
|
||||
p.write32(self.phy_regs[0] + 0x7000, val1)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.read32(0x39c040000 + 0x8000)
|
||||
p.read32(self.phy_regs[0] + 0x8000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.write32(0x39c040000 + 0x8000, val1)
|
||||
p.write32(self.phy_regs[0] + 0x8000, val1)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.read32(0x39c040000 + 0x5000)
|
||||
p.read32(self.phy_regs[0] + 0x5000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c045000 (lpdptx-phy0[0], offset 0x5000) = 0x300
|
||||
p.write32(0x39c040000 + 0x5000, val2)
|
||||
p.write32(self.phy_regs[0] + 0x5000, val2)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.read32(0x39c040000 + 0x6000)
|
||||
p.read32(self.phy_regs[0] + 0x6000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c046000 (lpdptx-phy0[0], offset 0x6000) = 0x300
|
||||
p.write32(0x39c040000 + 0x6000, val2)
|
||||
p.write32(self.phy_regs[0] + 0x6000, val2)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.read32(0x39c040000 + 0x7000)
|
||||
p.read32(self.phy_regs[0] + 0x7000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c047000 (lpdptx-phy0[0], offset 0x7000) = 0x300
|
||||
p.write32(0x39c040000 + 0x7000, val2)
|
||||
p.write32(self.phy_regs[0] + 0x7000, val2)
|
||||
# [cpu0] [0xfffffe0014c365b0] MMIO: R.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.read32(0x39c040000 + 0x8000)
|
||||
p.read32(self.phy_regs[0] + 0x8000)
|
||||
# [cpu0] [0xfffffe0014c3678c] MMIO: W.4 0x39c048000 (lpdptx-phy0[0], offset 0x8000) = 0x300
|
||||
p.write32(0x39c040000 + 0x8000, val2)
|
||||
p.write32(self.phy_regs[0] + 0x8000, val2)
|
||||
|
||||
if arg != 0:
|
||||
p.clear32(0x39c040000 + 0x4000, 0x4000000)
|
||||
p.clear32(self.phy_regs[0] + 0x4000, 0x4000000)
|
||||
|
||||
|
||||
print(f"Framebuffer at {u.ba.video.base:#x}")
|
||||
|
|
|
|||
Loading…
Reference in a new issue