mirror of
https://github.com/AsahiLinux/m1n1
synced 2024-12-26 21:23:05 +00:00
104 lines
4.3 KiB
C
104 lines
4.3 KiB
C
|
/* SPDX-License-Identifier: MIT */
|
||
|
|
|
||
|
|
#include "utils.h"
|
||
|
|
|
||
|
|
/* HID registers */
|
||
|
|
#define SYS_HID0 sys_reg(3, 0, 15, 0, 0)
|
||
|
|
#define HID0_FETCH_WIDTH_DISABLE (1UL << 28)
|
||
|
|
#define HID0_CACHE_FUSION_DISABLE (1UL << 36)
|
||
|
|
#define HID0_SAME_PG_POWER_OPTIMIZATION (1UL << 45)
|
||
|
|
|
||
|
|
#define SYS_HID1 sys_reg(3, 0, 15, 1, 0)
|
||
|
|
#define HID1_TRAP_SMC (1UL << 54)
|
||
|
|
|
||
|
|
#define SYS_HID3 sys_reg(3, 0, 15, 3, 0)
|
||
|
|
#define HID3_DEV_PCIE_THROTTLE_ENABLE (1UL << 63)
|
||
|
|
#define HID3_DISABLE_ARBITER_FIX_BIF_CRD (1UL << 44)
|
||
|
|
|
||
|
|
#define SYS_HID4 sys_reg(3, 0, 15, 4, 0)
|
||
|
|
#define SYS_EHID4 sys_reg(3, 0, 15, 4, 1)
|
||
|
|
#define HID4_DISABLE_DC_MVA (1UL << 11)
|
||
|
|
#define HID4_DISABLE_DC_SW_L2_OPS (1UL << 44)
|
||
|
|
#define HID4_STNT_COUNTER_THRESHOLD(x) (((unsigned long)x) << 40)
|
||
|
|
#define HID4_STNT_COUNTER_THRESHOLD_MASK (3UL << 40)
|
||
|
|
|
||
|
|
#define SYS_HID5 sys_reg(3, 0, 15, 5, 0)
|
||
|
|
#define HID5_DISABLE_FILL_2C_MERGE (1UL << 61)
|
||
|
|
|
||
|
|
#define SYS_HID6 sys_reg(3, 0, 15, 6, 0)
|
||
|
|
#define HID6_UP_CRD_TKN_INIT_C2(x) (((unsigned long)x) << 5)
|
||
|
|
#define HID6_UP_CRD_TKN_INIT_C2_MASK (0x1FUL << 5)
|
||
|
|
|
||
|
|
#define SYS_HID7 sys_reg(3, 0, 15, 7, 0)
|
||
|
|
#define HID7_FORCE_NONSPEC_IF_SPEC_FLUSH_POINTER_INVALID_AND_MP_VALID (1UL << 16)
|
||
|
|
#define HID7_FORCE_NONSPEC_IF_STEPPING (1UL << 20)
|
||
|
|
#define HID7_FORCE_NONSPEC_TARGET_TIMER_SEL(x) (((unsigned long)x) << 24)
|
||
|
|
#define HID7_FORCE_NONSPEC_TARGET_TIMER_SEL_MASK (3UL << 24)
|
||
|
|
|
||
|
|
#define SYS_HID9 sys_reg(3, 0, 15, 9, 0)
|
||
|
|
#define HID9_TSO_ALLOW_DC_ZVA_WC (1UL << 26)
|
||
|
|
#define HID9_TSO_SERIALIZE_VLD_MICROOPS (1UL << 29)
|
||
|
|
#define HID9_FIX_BUG_51667805 (1UL << 48)
|
||
|
|
|
||
|
|
#define SYS_EHID9 sys_reg(3, 0, 15, 9, 1)
|
||
|
|
#define EHID9_DEV_THROTTLE_2_ENABLE (1UL << 5)
|
||
|
|
|
||
|
|
#define SYS_EHID10 sys_reg(3, 0, 15, 10, 1)
|
||
|
|
#define HID10_FORCE_WAIT_STATE_DRAIN_UC (1UL << 32)
|
||
|
|
#define HID10_DISABLE_ZVA_TEMPORAL_TSO (1UL << 49)
|
||
|
|
|
||
|
|
#define SYS_HID11 sys_reg(3, 0, 15, 11, 0)
|
||
|
|
#define HID11_DISABLE_LD_NT_WIDGET (1UL << 59)
|
||
|
|
|
||
|
|
#define SYS_HID13 sys_reg(3, 0, 15, 14, 0)
|
||
|
|
#define HID13_PRE_CYCLES(x) (((unsigned long)x) << 14)
|
||
|
|
#define HID13_PRE_CYCLES_MASK (0xFUL << 14)
|
||
|
|
|
||
|
|
#define SYS_HID16 sys_reg(3, 0, 15, 15, 2)
|
||
|
|
#define HID16_SPAREBIT0 (1UL << 56)
|
||
|
|
#define HID16_SPAREBIT3 (1UL << 59)
|
||
|
|
#define HID16_ENABLE_MPX_PICK_45 (1UL << 61)
|
||
|
|
#define HID16_ENABLE_MP_CYCLONE_7 (1UL << 62)
|
||
|
|
|
||
|
|
#define SYS_HID18 sys_reg(3, 0, 15, 11, 2)
|
||
|
|
#define HID18_HVC_SPECULATION_DISABLE (1UL << 14)
|
||
|
|
|
||
|
|
#define SYS_EHID20 sys_reg(3, 0, 15, 1, 2)
|
||
|
|
#define EHID20_TRAP_SMC (1UL << 8)
|
||
|
|
#define EHID20_FORCE_NONSPEC_IF_OLDEST_REDIR_VALID_AND_OLDER (1UL << 15)
|
||
|
|
#define EHID20_FORCE_NONSPEC_IF_SPEC_FLUSH_POINTER_NE_BLK_RTR_POINTER (1UL << 16)
|
||
|
|
#define EHID20_FORCE_NONSPEC_TARGETED_TIMER_SEL(x) (((unsigned long)x) << 21)
|
||
|
|
#define EHID20_FORCE_NONSPEC_TARGETED_TIMER_SEL_MASK (3UL << 21)
|
||
|
|
|
||
|
|
#define SYS_HID21 sys_reg(3, 0, 15, 1, 3)
|
||
|
|
#define HID21_ENABLE_LDREX_FILL_REPLY (1UL << 19)
|
||
|
|
|
||
|
|
#define SYS_LSU_ERR_STS sys_reg(3, 3, 15, 0, 0)
|
||
|
|
#define SYS_E_LSU_ERR_STS sys_reg(3, 3, 15, 2, 0)
|
||
|
|
|
||
|
|
#define SYS_L2C_ERR_STS sys_reg(3, 3, 15, 8, 0)
|
||
|
|
|
||
|
|
#define L2C_ERR_STS_RECURSIVE_FAULT (1UL << 1)
|
||
|
|
#define L2C_ERR_STS_ACCESS_FAULT (1UL << 7)
|
||
|
|
#define L2C_ERR_STS_ENABLE_W1C (1UL << 56)
|
||
|
|
|
||
|
|
#define SYS_L2C_ERR_ADR sys_reg(3, 3, 15, 9, 0)
|
||
|
|
#define SYS_L2C_ERR_INF sys_reg(3, 3, 15, 10, 0)
|
||
|
|
|
||
|
|
#define SYS_FED_ERR_STS sys_reg(3, 4, 15, 0, 0)
|
||
|
|
#define SYS_E_FED_ERR_STS sys_reg(3, 4, 15, 0, 2)
|
||
|
|
|
||
|
|
#define SYS_MMU_ERR_STS sys_reg(3, 6, 15, 0, 0)
|
||
|
|
#define SYS_E_MMU_ERR_STS sys_reg(3, 6, 15, 2, 0)
|
||
|
|
|
||
|
|
/* ACC/CYC Registers */
|
||
|
|
#define SYS_ACC_CFG sys_reg(3, 5, 15, 4, 0)
|
||
|
|
#define ACC_CFG_BP_SLEEP(x) (((unsigned long)x) << 2)
|
||
|
|
#define ACC_CFG_BP_SLEEP_MASK (3UL << 2)
|
||
|
|
|
||
|
|
#define SYS_CYC_OVRD sys_reg(3, 5, 15, 5, 0)
|
||
|
|
#define CYC_OVRD_FIQ_MODE(x) (((unsigned long)x) << 20)
|
||
|
|
#define CYC_OVRD_FIQ_MODE_MASK (3UL << 20)
|
||
|
|
#define CYC_OVRD_IRQ_MODE(x) (((unsigned long)x) << 22)
|
||
|
|
#define CYC_OVRD_IRQ_MODE_MASK (3UL << 22)
|